Home
last modified time | relevance | path

Searched refs:REG8 (Results 1 – 5 of 5) sorted by relevance

/qemu/hw/intc/
A Drx_icu.c35 REG8(IR, 0)
37 REG8(DTCER, 0x100)
39 REG8(IER, 0x200)
40 REG8(SWINTR, 0x2e0)
45 REG8(IPR, 0x300)
47 REG8(DMRSR, 0x400)
48 REG8(IRQCR, 0x500)
50 REG8(NMISR, 0x580)
54 REG8(NMIER, 0x581)
58 REG8(NMICLR, 0x582)
[all …]
/qemu/hw/char/
A Drenesas_sci.c34 REG8(SMR, 0)
42 REG8(BRR, 1)
43 REG8(SCR, 2)
51 REG8(TDR, 3)
52 REG8(SSR, 4)
62 REG8(RDR, 5)
63 REG8(SCMR, 6)
68 REG8(SEMR, 7)
/qemu/hw/timer/
A Drenesas_tmr.c32 REG8(TCR, 0)
37 REG8(TCSR, 2)
41 REG8(TCORA, 4)
42 REG8(TCORB, 6)
43 REG8(TCNT, 8)
44 REG8(TCCR, 10)
/qemu/include/hw/
A Dregisterfields.h25 #define REG8(reg, addr) \ macro
/qemu/include/block/
A Dnvme.h1744 REG8(FDPA, 0x0)

Completed in 27 milliseconds