| /qemu/hw/ipmi/ |
| A D | ipmi_bt.c | 98 IPMIBT *ib = iic->get_backend_data(ii); in ipmi_bt_handle_event() 156 IPMIBT *ib = iic->get_backend_data(ii); in ipmi_bt_handle_rsp() 187 IPMIInterface *ii = opaque; in ipmi_bt_ioport_read() local 189 IPMIBT *ib = iic->get_backend_data(ii); in ipmi_bt_ioport_read() 225 iic->handle_if_event(ii); in ipmi_bt_signal() 232 IPMIInterface *ii = opaque; in ipmi_bt_ioport_write() local 234 IPMIBT *ib = iic->get_backend_data(ii); in ipmi_bt_ioport_write() 257 ipmi_bt_signal(ib, ii); in ipmi_bt_ioport_write() 310 IPMIBT *ib = iic->get_backend_data(ii); in ipmi_bt_set_atn() 335 IPMIBT *ib = iic->get_backend_data(ii); in ipmi_bt_handle_reset() [all …]
|
| A D | ipmi_kcs.c | 102 iic->handle_if_event(ii); in ipmi_kcs_signal() 109 IPMIKCS *ik = iic->get_backend_data(ii); in ipmi_kcs_handle_event() 208 IPMIKCS *ik = iic->get_backend_data(ii); in ipmi_kcs_handle_rsp() 223 ipmi_kcs_signal(ik, ii); in ipmi_kcs_handle_rsp() 230 IPMIInterface *ii = opaque; in ipmi_kcs_ioport_read() local 232 IPMIKCS *ik = iic->get_backend_data(ii); in ipmi_kcs_ioport_read() 266 IPMIInterface *ii = opaque; in ipmi_kcs_ioport_write() local 268 IPMIKCS *ik = iic->get_backend_data(ii); in ipmi_kcs_ioport_write() 288 ipmi_kcs_signal(ik, ii); in ipmi_kcs_ioport_write() 304 IPMIKCS *ik = iic->get_backend_data(ii); in ipmi_kcs_set_atn() [all …]
|
| A D | isa_ipmi_bt.c | 47 static void isa_ipmi_bt_get_fwinfo(struct IPMIInterface *ii, IPMIFwInfo *info) in isa_ipmi_bt_get_fwinfo() argument 49 ISAIPMIBTDevice *iib = ISA_IPMI_BT(ii); in isa_ipmi_bt_get_fwinfo() 91 IPMIInterface *ii = IPMI_INTERFACE(dev); in isa_ipmi_bt_realize() local 92 IPMIInterfaceClass *iic = IPMI_INTERFACE_GET_CLASS(ii); in isa_ipmi_bt_realize() 101 iib->bt.bmc->intf = ii; in isa_ipmi_bt_realize() 104 iic->init(ii, 0, &err); in isa_ipmi_bt_realize() 131 static void *isa_ipmi_bt_get_backend_data(IPMIInterface *ii) in isa_ipmi_bt_get_backend_data() argument 133 ISAIPMIBTDevice *iib = ISA_IPMI_BT(ii); in isa_ipmi_bt_get_backend_data()
|
| A D | isa_ipmi_kcs.c | 47 static void isa_ipmi_kcs_get_fwinfo(IPMIInterface *ii, IPMIFwInfo *info) in isa_ipmi_kcs_get_fwinfo() argument 49 ISAIPMIKCSDevice *iik = ISA_IPMI_KCS(ii); in isa_ipmi_kcs_get_fwinfo() 93 IPMIInterface *ii = IPMI_INTERFACE(dev); in ipmi_isa_realize() local 94 IPMIInterfaceClass *iic = IPMI_INTERFACE_GET_CLASS(ii); in ipmi_isa_realize() 103 iik->kcs.bmc->intf = ii; in ipmi_isa_realize() 106 iic->init(ii, 0, &err); in ipmi_isa_realize() 138 static void *isa_ipmi_kcs_get_backend_data(IPMIInterface *ii) in isa_ipmi_kcs_get_backend_data() argument 140 ISAIPMIKCSDevice *iik = ISA_IPMI_KCS(ii); in isa_ipmi_kcs_get_backend_data()
|
| A D | pci_ipmi_bt.c | 59 IPMIInterface *ii = IPMI_INTERFACE(pd); in pci_ipmi_bt_realize() local 60 IPMIInterfaceClass *iic = IPMI_INTERFACE_GET_CLASS(ii); in pci_ipmi_bt_realize() 69 pik->bt.bmc->intf = ii; in pci_ipmi_bt_realize() 78 iic->init(ii, 8, &err); in pci_ipmi_bt_realize() 104 static void *pci_ipmi_bt_get_backend_data(IPMIInterface *ii) in pci_ipmi_bt_get_backend_data() argument 106 PCIIPMIBTDevice *pik = PCI_IPMI_BT(ii); in pci_ipmi_bt_get_backend_data()
|
| A D | pci_ipmi_kcs.c | 59 IPMIInterface *ii = IPMI_INTERFACE(pd); in pci_ipmi_kcs_realize() local 60 IPMIInterfaceClass *iic = IPMI_INTERFACE_GET_CLASS(ii); in pci_ipmi_kcs_realize() 69 pik->kcs.bmc->intf = ii; in pci_ipmi_kcs_realize() 78 iic->init(ii, 8, &err); in pci_ipmi_kcs_realize() 104 static void *pci_ipmi_kcs_get_backend_data(IPMIInterface *ii) in pci_ipmi_kcs_get_backend_data() argument 106 PCIIPMIKCSDevice *pik = PCI_IPMI_KCS(ii); in pci_ipmi_kcs_get_backend_data()
|
| A D | smbus_ipmi.c | 74 static void smbus_ipmi_handle_event(IPMIInterface *ii) in smbus_ipmi_handle_event() argument 79 static void smbus_ipmi_handle_rsp(IPMIInterface *ii, uint8_t msg_id, in smbus_ipmi_handle_rsp() argument 82 SMBusIPMIDevice *sid = SMBUS_IPMI(ii); in smbus_ipmi_handle_rsp() 98 static void smbus_ipmi_set_atn(IPMIInterface *ii, int val, int irq) in smbus_ipmi_set_atn() argument 103 static void smbus_ipmi_set_irq_enable(IPMIInterface *ii, int val) in smbus_ipmi_set_irq_enable() argument 320 IPMIInterface *ii = IPMI_INTERFACE(dev); in smbus_ipmi_realize() local 329 sid->bmc->intf = ii; in smbus_ipmi_realize() 339 static void smbus_ipmi_get_fwinfo(struct IPMIInterface *ii, IPMIFwInfo *info) in smbus_ipmi_get_fwinfo() argument 341 SMBusIPMIDevice *sid = SMBUS_IPMI(ii); in smbus_ipmi_get_fwinfo()
|
| A D | ipmi_bmc_extern.c | 465 IPMIInterface *ii = ibe->parent.intf; in ipmi_bmc_extern_post_migrate() local 466 IPMIInterfaceClass *iic = IPMI_INTERFACE_GET_CLASS(ii); in ipmi_bmc_extern_post_migrate() 472 iic->handle_rsp(ii, ibe->outbuf[0], ibe->inbuf + 1, 3); in ipmi_bmc_extern_post_migrate()
|
| /qemu/tests/tcg/mips/include/ |
| A D | test_utils_128.h | 43 uint32_t ii; in check_results_128() local 45 for (ii = 0; ii < test_count; ii++) { in check_results_128() 47 memcpy(&a, (b128_result + 2 * ii), 8); in check_results_128() 48 memcpy(&b, (b128_result + 2 * ii + 1), 8); in check_results_128() 49 if (ii % 8 != 0) { in check_results_128() 53 a, b, ii); in check_results_128() 70 uint32_t ii; in check_results_128() local
|
| A D | test_utils_32.h | 40 uint32_t ii; in check_results_32() local 42 for (ii = 0; ii < test_count; ii++) { in check_results_32() 44 memcpy(&a, (b32_result + ii), 8); in check_results_32() 45 if (ii % 8 != 0) { in check_results_32() 49 a, ii); in check_results_32()
|
| A D | test_utils_64.h | 42 uint32_t ii; in check_results_64() local 44 for (ii = 0; ii < test_count; ii++) { in check_results_64() 46 memcpy(&a, (b64_result + ii), 8); in check_results_64() 47 if (ii % 8 != 0) { in check_results_64() 51 a, ii); in check_results_64()
|
| /qemu/hw/smbios/ |
| A D | smbios_type_38.c | 90 IPMIInterface *ii; in smbios_add_ipmi_devices() local 94 ii = IPMI_INTERFACE(obj); in smbios_add_ipmi_devices() 100 iic->get_fwinfo(ii, &info); in smbios_add_ipmi_devices()
|
| /qemu/hw/acpi/ |
| A D | ipmi.c | 69 IPMIInterface *ii = IPMI_INTERFACE(adev); in build_ipmi_dev_aml() local 70 IPMIInterfaceClass *iic = IPMI_INTERFACE_GET_CLASS(ii); in build_ipmi_dev_aml() 73 iic->get_fwinfo(ii, &info); in build_ipmi_dev_aml()
|
| /qemu/target/hexagon/imported/ |
| A D | encode_pp.def | 722 DEF_ENC32(J2_loop0r, ICLASS_CR" 0000 000sssss PP-iiiii ---ii---") 723 DEF_ENC32(J2_loop1r, ICLASS_CR" 0000 001sssss PP-iiiii ---ii---") 724 DEF_ENC32(J2_ploop1sr, ICLASS_CR" 0000 101sssss PP-iiiii ---ii---") 725 DEF_ENC32(J2_ploop2sr, ICLASS_CR" 0000 110sssss PP-iiiii ---ii---") 726 DEF_ENC32(J2_ploop3sr, ICLASS_CR" 0000 111sssss PP-iiiii ---ii---") 1243 DEF_ENC32(A2_tfrsi, ICLASS_ALU2op" 1000 ii-iiiii PPiiiiii iiiddddd") 2071 DEF_ENC32(M4_mpyrr_addi, ICLASS_ALU64" 0111 0ii sssss PPittttt iiiddddd") 2090 DEF_ENC32(S4_addaddi, ICLASS_ALU64" 1011 0ii sssss PPiddddd iiiuuuuu") 2091 DEF_ENC32(S4_subaddi, ICLASS_ALU64" 1011 1ii sssss PPiddddd iiiuuuuu") 2105 DEF_ENC32(F2_dfclass, ICLASS_ALU64"1100 100sssss PP-000ii iii10-dd") [all …]
|
| A D | encode_subinsn.def | 33 DEF_ENC_SUBINSN(SS1_storew_io, SUBINSN_S1, "0ii iisssstttt") 34 DEF_ENC_SUBINSN(SS1_storeb_io, SUBINSN_S1, "1ii iisssstttt") 96 DEF_ENC_SUBINSN(SA1_cmpeqi, SUBINSN_A, "110 01ssss--ii")
|
| /qemu/target/hexagon/ |
| A D | gen_printinsn.py | 160 ii = 1 169 ii = 0
|
| /qemu/target/arm/ |
| A D | idau.h | 54 void (*check)(IDAUInterface *ii, uint32_t address, int *iregion,
|
| A D | ptw.c | 2822 IDAUInterface *ii = IDAU_INTERFACE(cpu->idau); in v8m_security_lookup() local 2824 iic->check(ii, address, &idau_region, &idau_exempt, &idau_ns, in v8m_security_lookup()
|
| /qemu/hw/misc/ |
| A D | tz-msc.c | 82 IDAUInterface *ii = IDAU_INTERFACE(s->idau); in tz_msc_check() local 86 iic->check(ii, addr, &idau_region, &idau_exempt, &idau_ns, &idau_nsc); in tz_msc_check()
|
| /qemu/util/ |
| A D | cutils.c | 1120 image_info ii; in qemu_init_exec_dir() 1124 while (get_next_image_info(0, &c, &ii) == B_OK) { in qemu_init_exec_dir() 1125 if (ii.type == B_APP_IMAGE) { in qemu_init_exec_dir() 1126 strncpy(buf, ii.name, sizeof(buf)); in qemu_init_exec_dir()
|
| /qemu/target/hexagon/imported/mmvec/ |
| A D | encode_ext.def | 739 DEF_ENC(V6_v6mpyvubs10_vxx, ICLASS_CJ" 1 111 001 vvvvv PP 1 uuuuu 0ii xxxxx") 740 DEF_ENC(V6_v6mpyhubs10_vxx, ICLASS_CJ" 1 111 001 vvvvv PP 1 uuuuu 1ii xxxxx") 752 DEF_ENC(V6_v6mpyvubs10, ICLASS_CJ" 1 111 010 vvvvv PP 1 uuuuu 0ii ddddd") 753 DEF_ENC(V6_v6mpyhubs10, ICLASS_CJ" 1 111 010 vvvvv PP 1 uuuuu 1ii ddddd")
|
| /qemu/hw/arm/ |
| A D | armsse.c | 1656 static void armsse_idau_check(IDAUInterface *ii, uint32_t address, in armsse_idau_check() argument 1664 ARMSSE *s = ARM_SSE(ii); in armsse_idau_check()
|
| A D | mps2-tz.c | 1218 static void mps2_tz_idau_check(IDAUInterface *ii, uint32_t address, in mps2_tz_idau_check() argument
|
| /qemu/target/mips/tcg/ |
| A D | msa_translate.c | 182 TRANS_DF_x(ii, NAME, trans_func, gen_func)
|
| /qemu/pc-bios/ |
| A D | edk2-licenses.txt | 281 contract or otherwise, or (ii) ownership of fifty percent (50%) 502 contract or otherwise, or (ii) ownership of fifty percent (50%)
|