Home
last modified time | relevance | path

Searched refs:r3 (Results 1 – 25 of 77) sorted by relevance

1234

/qemu/target/tricore/
A Dtranslate.c4168 tcg_gen_shli_tl(cpu_gpr_d[r3], cpu_gpr_d[r3], 1); in decode_bit_sh_logic1()
4169 tcg_gen_add_tl(cpu_gpr_d[r3], cpu_gpr_d[r3], temp); in decode_bit_sh_logic1()
4208 tcg_gen_shli_tl(cpu_gpr_d[r3], cpu_gpr_d[r3], 1); in decode_bit_sh_logic2()
4209 tcg_gen_add_tl(cpu_gpr_d[r3], cpu_gpr_d[r3], temp); in decode_bit_sh_logic2()
5429 cpu_gpr_d[r3], cpu_gpr_d[r3+1], const9); in decode_rcr_madd()
5438 cpu_gpr_d[r3], cpu_gpr_d[r3+1], const9); in decode_rcr_madd()
5484 cpu_gpr_d[r3], cpu_gpr_d[r3+1], const9); in decode_rcr_msub()
6334 gen_calc_usb_mul_h(cpu_gpr_d[r3], cpu_gpr_d[r3+1]); in decode_rr1_mul()
6341 gen_calc_usb_mul_h(cpu_gpr_d[r3], cpu_gpr_d[r3+1]); in decode_rr1_mul()
6348 gen_calc_usb_mul_h(cpu_gpr_d[r3], cpu_gpr_d[r3+1]); in decode_rr1_mul()
[all …]
/qemu/tcg/
A Dtci.c161 *r3 = extract32(insn, 20, 4); in tci_args_rrrrr()
171 *r3 = extract32(insn, 20, 4); in tci_args_rrrr()
180 *r3 = extract32(insn, 20, 4); in tci_args_rrrrrc()
191 *r3 = extract32(insn, 20, 4); in tci_args_rrrrrr()
375 TCGReg r0, r1, r2, r3, r4, r5; in tcg_qemu_tb_exec() local
454 regs[r0] = regs[tmp32 ? r3 : r4]; in tcg_qemu_tb_exec()
936 oi = regs[r3]; in tcg_qemu_tb_exec()
949 oi = regs[r3]; in tcg_qemu_tb_exec()
981 oi = regs[r3]; in tcg_qemu_tb_exec()
996 oi = regs[r3]; in tcg_qemu_tb_exec()
[all …]
/qemu/tests/migration/ppc64/
A Da-b-kernel.S12 li %r3,PPC_H_PUT_TERM_CHAR
49 li %r3,0
52 1: stb %r3,0(%r9)
59 1: lbz %r3,0(%r9)
60 addi %r3,%r3,1
61 stb %r3,0(%r9)
/qemu/pc-bios/s390-ccw/
A Dstart.S24 larl %r3,_end
25 slgr %r3,%r2 /* get sizeof bss */
26 ltgr %r3,%r3 /* bss empty? */
28 aghi %r3,-1
29 srlg %r4,%r3,8 /* how many 256 byte chunks? */
39 ex %r3,0(%r2)
/qemu/tests/tcg/hexagon/
A Dtest_packet.S15 r3 = #6 define
21 r3 = memw(sp+#0) define
22 r0 = add(r2, r3)
26 p0 = cmp.eq(r3, #4)
A Dtest_fibonacci.S14 r3 = #0 define
23 r4 = add(r3, r4)
24 r3 = r5 define
28 p0 = cmp.eq(r3, #144); if (p0.new) jump:t pass
A Dtest_abs.S12 r3 = abs(r1) define
15 p0 = cmp.eq(r3, r2); if (p0.new) jump:t pass
A Dtest_mpyi.S12 r3 = mpyi(r1, r2) define
15 p0 = cmp.eq(r3, #24); if (p0.new) jump:t pass
A Dtest_vcmpb.S19 r3 = #0x12345678 define
22 p2 = vcmpb.eq(r1:0, r3:2)
A Dtest_vcmpw.S19 r3 = #0x12345678 define
22 p2 = vcmpw.eq(r1:0, r3:2)
A Dtest_bitsplit.S11 r3:2 = bitsplit(r1, #3)
20 p0 = cmp.eq(r3, #23); if (p0.new) jump:t pass
A Dtest_vspliceb.S17 r3 = #0 define
20 r5:4 = vspliceb(r1:0, r3:2, #5)
A Dtest_vmaxh.S21 r3 = #196610 define
24 r1:0 = vmaxh(r1:0, r3:2)
/qemu/target/s390x/tcg/
A Dtranslate.c1567 int r3 = get_field(s, r3); in op_bx32() local
1591 int r3 = get_field(s, r3); in op_bx64() local
1958 int r3 = get_field(s, r3); in op_clcle() local
1977 int r3 = get_field(s, r3); in op_clclu() local
2073 int r3 = get_field(s, r3); in op_csst() local
2535 int r3 = have_field(s, r3) ? get_field(s, r3) : 0; in op_msa() local
2546 if (r3 & 1 || !r3) { in op_msa()
2945 int r3 = get_field(s, r3); in op_lm32() local
2971 r3 = (r3 - 1) & 15; in op_lm32()
3011 r3 = (r3 - 1) & 15; in op_lmh()
[all …]
A Dmem_helper.c1021 if (i == r3) { in HELPER()
1041 if (i == r3) { in HELPER()
1200 set_address(env, r3, src); in HELPER()
1222 set_address(env, r3, src); in HELPER()
1318 set_address(env, r3, src3); in HELPER()
1840 env->regs[r3] = deposit64(env->regs[r3], 32, 32, ov); in do_csst()
1869 Int128 cv = int128_make128(env->regs[r3 + 1], env->regs[r3]); in do_csst()
1960 if (i == r3) { in HELPER()
1992 if (i == r3) { in HELPER()
2018 if (i == r3) { in HELPER()
[all …]
/qemu/tests/tcg/s390x/
A Dcdsg.c26 register unsigned long r3 asm("r3"); in cdsg()
32 r3 = new1; in cdsg()
40 , [r3] "r" (r3) in cdsg()
A Dvstl.c10 static inline void vstl(S390Vector *v1, void *db2, size_t r3) in vstl() argument
14 : [v1] "v" (v1->v), [r3] "r" (r3) in vstl()
A Dshift.c32 register uint32_t r3 asm("3") = op1l; \
40 [r3] "+&r" (r3), \
45 op1l = r3; \
/qemu/pc-bios/vof/
A Dmain.c5 register unsigned long r3 __asm__("r3") = _r3; in do_boot()
14 register unsigned long r3 __asm__("r3"); in entry_c()
17 uint64_t initrd = r3, initrdsize = r4; in entry_c()
/qemu/tests/tcg/arm/system/
A Dboot.S110 mov r3, #0
112 orr r3, r4, r4
115 orr r3, r3, #2
124 orr r2, r2, r3 /* common bits */
135 orr r2, r2, r3 /* common bits */
/qemu/linux-user/arm/
A Dvdso.S38 ldr r3, [sp, #\ofs]
39 ldmia r2, {r2, r3}
40 mov r9, r3
125 .cfi_offset r3, -13 * 4
/qemu/tests/tcg/xtensa/
A Dfpu.h103 .macro test_op1 op, fr0, fr1, v0, r0, r1, r2, r3, sr0, sr1, sr2, sr3
107 test_op1_ex \op, \fr0, \fr1, \v0, 3, \r3, \sr3
110 .macro test_op2 op, fr0, fr1, fr2, v0, v1, r0, r1, r2, r3, sr0, sr1, sr2, sr3
114 test_op2_ex \op, \fr0, \fr1, \fr2, \v0, \v1, 3, \r3, \sr3
117 .macro test_op3 op, fr0, fr1, fr2, fr3, v0, v1, v2, r0, r1, r2, r3, sr0, sr1, sr2, sr3
121 test_op3_ex \op, \fr0, \fr1, \fr2, \fr3, \v0, \v1, \v2, 3, \r3, \sr3
/qemu/target/mips/tcg/
A Docteon.decode31 @r3 ...... rs:5 rt:5 rd:5 ..... ......
35 BADDU 011100 ..... ..... ..... 00000 101000 @r3
36 DMUL 011100 ..... ..... ..... 00000 000011 @r3
/qemu/target/s390x/
A Ddiag.c28 int handle_diag_288(CPUS390XState *env, uint64_t r1, uint64_t r3) in handle_diag_288() argument
32 uint64_t action = env->regs[r3]; in handle_diag_288()
76 void handle_diag_308(CPUS390XState *env, uint64_t r1, uint64_t r3, uintptr_t ra) in handle_diag_308() argument
82 uint64_t subcode = env->regs[r3]; in handle_diag_308()
/qemu/qapi/
A Dcxl.json34 # Inject an event record for a General Media Event (CXL r3.0
42 # @flags: Event Record Flags. See CXL r3.0 Table 8-42 Common Event
46 # lower bits include some flags. See CXL r3.0 Table 8-43 General
50 # information. See CXL r3.0 Table 8-43 General Media Event
53 # @type: Type of memory event that occurred. See CXL r3.0 Table 8-43
58 # to occur. See CXL r3.0 Table 8-43 General Media Event Record,
85 # Inject an event record for a DRAM Event (CXL r3.0 8.2.9.2.1.2).
93 # @flags: Event Record Flags. See CXL r3.0 Table 8-42 Common Event
97 # lower bits include some flags. See CXL r3.0 Table 8-44 DRAM
108 # to occur. See CXL r3.0 Table 8-44 DRAM Event Record,
[all …]

Completed in 76 milliseconds

1234