Home
last modified time | relevance | path

Searched refs:CFG_SYS_FLASH_BASE_PHYS (Results 1 – 25 of 54) sorted by relevance

123

/u-boot/include/configs/
A DMPC8548CDS.h107 #define CFG_SYS_FLASH_BASE_PHYS 0xfff000000ull macro
109 #define CFG_SYS_FLASH_BASE_PHYS CFG_SYS_FLASH_BASE macro
113 {CFG_SYS_FLASH_BASE_PHYS + 0x800000, CFG_SYS_FLASH_BASE_PHYS}
A Dls1021aqds.h30 #define CFG_SYS_FLASH_BASE_PHYS CFG_SYS_FLASH_BASE macro
33 #define CFG_SYS_NOR0_CSPR (CSPR_PHYS_ADDR(CFG_SYS_FLASH_BASE_PHYS) | \
38 #define CFG_SYS_NOR1_CSPR (CSPR_PHYS_ADDR(CFG_SYS_FLASH_BASE_PHYS \
61 #define CFG_SYS_FLASH_BANKS_LIST {CFG_SYS_FLASH_BASE_PHYS, \
62 CFG_SYS_FLASH_BASE_PHYS + 0x8000000}
A DT4240RDB.h62 #define CFG_SYS_FLASH_BASE_PHYS (0xf00000000ull | CFG_SYS_FLASH_BASE) macro
149 #define CFG_SYS_NOR0_CSPR (CSPR_PHYS_ADDR(CFG_SYS_FLASH_BASE_PHYS \
155 #define CFG_SYS_NOR1_CSPR (CSPR_PHYS_ADDR(CFG_SYS_FLASH_BASE_PHYS) | \
175 #define CFG_SYS_FLASH_BANKS_LIST {CFG_SYS_FLASH_BASE_PHYS \
176 + 0x8000000, CFG_SYS_FLASH_BASE_PHYS}
A Dls1021atwr.h51 #define CFG_SYS_FLASH_BASE_PHYS CFG_SYS_FLASH_BASE macro
54 #define CFG_SYS_NOR0_CSPR (CSPR_PHYS_ADDR(CFG_SYS_FLASH_BASE_PHYS) | \
76 #define CFG_SYS_FLASH_BANKS_LIST { CFG_SYS_FLASH_BASE_PHYS }
A Dls1046aqds.h38 #define CFG_SYS_FLASH_BASE_PHYS CFG_SYS_FLASH_BASE macro
54 #define CFG_SYS_NOR0_CSPR (CSPR_PHYS_ADDR(CFG_SYS_FLASH_BASE_PHYS) | \
59 #define CFG_SYS_NOR1_CSPR (CSPR_PHYS_ADDR(CFG_SYS_FLASH_BASE_PHYS \
81 #define CFG_SYS_FLASH_BANKS_LIST {CFG_SYS_FLASH_BASE_PHYS, \
82 CFG_SYS_FLASH_BASE_PHYS + 0x8000000}
A DT208xQDS.h86 #define CFG_SYS_FLASH_BASE_PHYS (0xf00000000ull | CFG_SYS_FLASH_BASE) macro
88 #define CFG_SYS_NOR0_CSPR (CSPR_PHYS_ADDR(CFG_SYS_FLASH_BASE_PHYS \
94 #define CFG_SYS_NOR1_CSPR (CSPR_PHYS_ADDR(CFG_SYS_FLASH_BASE_PHYS) | \
114 #define CFG_SYS_FLASH_BANKS_LIST {CFG_SYS_FLASH_BASE_PHYS \
115 + 0x8000000, CFG_SYS_FLASH_BASE_PHYS}
A DP1010RDB.h133 #define CFG_SYS_FLASH_BASE_PHYS (0xf00000000ull | CFG_SYS_FLASH_BASE) macro
135 #define CFG_SYS_FLASH_BASE_PHYS CFG_SYS_FLASH_BASE macro
138 #define CFG_SYS_NOR_CSPR (CSPR_PHYS_ADDR(CFG_SYS_FLASH_BASE_PHYS) | \
155 #define CFG_SYS_FLASH_BANKS_LIST {CFG_SYS_FLASH_BASE_PHYS}
A Dp1_p2_rdb_pc.h186 #define CFG_SYS_FLASH_BASE_PHYS (0xf00000000ull | CFG_SYS_FLASH_BASE) macro
188 #define CFG_SYS_FLASH_BASE_PHYS CFG_SYS_FLASH_BASE macro
191 #define CFG_FLASH_BR_PRELIM (BR_PHYS_ADDR(CFG_SYS_FLASH_BASE_PHYS) \
196 #define CFG_SYS_FLASH_BANKS_LIST {CFG_SYS_FLASH_BASE_PHYS}
A DP2041RDB.h83 #define CFG_SYS_FLASH_BASE_PHYS 0xfe0000000ull macro
85 #define CFG_SYS_FLASH_BASE_PHYS CFG_SYS_FLASH_BASE macro
127 #define CFG_SYS_FLASH_BANKS_LIST {CFG_SYS_FLASH_BASE_PHYS + 0x8000000}
A DT102xRDB.h126 #define CFG_SYS_FLASH_BASE_PHYS (0xf00000000ull | CFG_SYS_FLASH_BASE) macro
128 #define CFG_SYS_FLASH_BASE_PHYS CFG_SYS_FLASH_BASE macro
132 #define CFG_SYS_NOR0_CSPR (CSPR_PHYS_ADDR(CFG_SYS_FLASH_BASE_PHYS) | \
157 #define CFG_SYS_FLASH_BANKS_LIST {CFG_SYS_FLASH_BASE_PHYS}
A Dls1043aqds.h39 #define CFG_SYS_NOR0_CSPR (CSPR_PHYS_ADDR(CFG_SYS_FLASH_BASE_PHYS) | \
44 #define CFG_SYS_NOR1_CSPR (CSPR_PHYS_ADDR(CFG_SYS_FLASH_BASE_PHYS \
65 #define CFG_SYS_FLASH_BANKS_LIST {CFG_SYS_FLASH_BASE_PHYS, \
66 CFG_SYS_FLASH_BASE_PHYS + 0x8000000}
A DT208xRDB.h86 #define CFG_SYS_FLASH_BASE_PHYS (0xf00000000ull | CFG_SYS_FLASH_BASE) macro
88 #define CFG_SYS_NOR0_CSPR (CSPR_PHYS_ADDR(CFG_SYS_FLASH_BASE_PHYS) | \
109 #define CFG_SYS_FLASH_BANKS_LIST {CFG_SYS_FLASH_BASE_PHYS }
A Dls2080a_common.h65 #define CFG_SYS_FLASH_BASE_PHYS 0x80000000 macro
/u-boot/include/configs/km/
A Dpg-wcom-ls102xa.h33 #define CFG_SYS_FLASH_BASE_PHYS CFG_SYS_FLASH_BASE macro
36 #define CFG_SYS_NOR0_CSPR (CSPR_PHYS_ADDR(CFG_SYS_FLASH_BASE_PHYS) | \
61 #define CFG_SYS_FLASH_BANKS_LIST { CFG_SYS_FLASH_BASE_PHYS }
/u-boot/arch/powerpc/cpu/mpc8xxx/
A Dpamu_table.c24 #ifdef CFG_SYS_FLASH_BASE_PHYS in construct_pamu_addr_table()
26 (uint64_t)virt_to_phys((void *)CFG_SYS_FLASH_BASE_PHYS); in construct_pamu_addr_table()
/u-boot/board/freescale/p1010rdb/
A Dtlb.c44 SET_TLB_ENTRY(1, CFG_SYS_FLASH_BASE, CFG_SYS_FLASH_BASE_PHYS,
49 CFG_SYS_FLASH_BASE_PHYS + 0x1000000,
A Dlaw.c11 SET_LAW(CFG_SYS_FLASH_BASE_PHYS, LAW_SIZE_32M, LAW_TRGT_IF_IFC),
/u-boot/board/freescale/p1_p2_rdb_pc/
A Dlaw.c15 SET_LAW(CFG_SYS_FLASH_BASE_PHYS, LAW_SIZE_64M, LAW_TRGT_IF_LBC),
/u-boot/board/keymile/kmcent2/
A Dlaw.c16 SET_LAW(CFG_SYS_FLASH_BASE_PHYS, LAW_SIZE_64M, LAW_TRGT_IF_IFC),
/u-boot/board/freescale/t208xqds/
A Dlaw.c14 SET_LAW(CFG_SYS_FLASH_BASE_PHYS, LAW_SIZE_256M, LAW_TRGT_IF_IFC),
/u-boot/board/freescale/t4rdb/
A Dlaw.c11 SET_LAW(CFG_SYS_FLASH_BASE_PHYS, LAW_SIZE_256M, LAW_TRGT_IF_IFC),
/u-boot/board/freescale/t208xrdb/
A Dlaw.c14 SET_LAW(CFG_SYS_FLASH_BASE_PHYS, LAW_SIZE_256M, LAW_TRGT_IF_IFC),
/u-boot/board/freescale/t102xrdb/
A Dlaw.c12 SET_LAW(CFG_SYS_FLASH_BASE_PHYS, LAW_SIZE_256M, LAW_TRGT_IF_IFC),
/u-boot/board/freescale/t104xrdb/
A Dlaw.c12 SET_LAW(CFG_SYS_FLASH_BASE_PHYS, LAW_SIZE_256M, LAW_TRGT_IF_IFC),
/u-boot/board/freescale/common/p_corenet/
A Dlaw.c14 SET_LAW(CFG_SYS_FLASH_BASE_PHYS, LAW_SIZE_256M, LAW_TRGT_IF_LBC),

Completed in 41 milliseconds

123