Home
last modified time | relevance | path

Searched refs:CK_INFRA_PWM1_SEL (Results 1 – 5 of 5) sorted by relevance

/u-boot/include/dt-bindings/clock/
A Dmt7986-clk.h159 #define CK_INFRA_PWM1_SEL (5 + CLK_INFRA_NR_CLK) macro
A Dmt7981-clk.h178 #define CK_INFRA_PWM1_SEL (6 + CLK_INFRA_NR_CLK) macro
/u-boot/drivers/clk/mediatek/
A Dclk-mt7986.c318 INFRA_FACTOR(CK_INFRA_PWM_CK1, "infra_pwm_ck1", CK_INFRA_PWM1_SEL, 1,
396 INFRA_MUX(CK_INFRA_PWM1_SEL, "infra_pwm1_sel", infra_pwm_bsel_parents,
A Dclk-mt7981.c327 INFRA_FACTOR(CK_INFRA_PWM_CK1, "infra_pwm_ck1", CK_INFRA_PWM1_SEL, 1,
406 INFRA_MUX(CK_INFRA_PWM1_SEL, "infra_pwm1_sel", infra_pwm1_parents, 0x10,
/u-boot/arch/arm/dts/
A Dmt7986.dtsi163 <&infracfg CK_INFRA_PWM1_SEL>,

Completed in 13 milliseconds