CLK_DIV_CPU0_VAL (reference) in projects: u-boot

Searched refs:CLK_DIV_CPU0_VAL (Results 1 – 6 of 6) sorted by relevance

/u-boot/arch/arm/mach-exynos/
A D	clock_init_exynos4.c	`62 writel(CLK_DIV_CPU0_VAL, &clk->div_cpu0); in system_clock_init()`
A D	exynos5_setup.h	`510 #define CLK_DIV_CPU0_VAL NOT_AVAILABLE macro 780 #define CLK_DIV_CPU0_VAL 0x01440020 macro`
A D	exynos4_setup.h	`39 #define CLK_DIV_CPU0_VAL ((APLL_RATIO << 24) \ macro`
A D	clock_init_exynos5.c	`813 writel(CLK_DIV_CPU0_VAL, &clk->div_cpu0); in exynos5420_system_clock_init()`
/u-boot/board/samsung/trats/
A D	trats.c	`324 writel(CLK_DIV_CPU0_VAL, (unsigned int)&clk->div_cpu0); in board_clock_init()`
A D	setup.h	`37 #define CLK_DIV_CPU0_VAL ((APLL_RATIO << 24) \ macro`

Completed in 20 milliseconds