Home
last modified time | relevance | path

Searched refs:CLK_HDMI_SLOW (Results 1 – 12 of 12) sorted by relevance

/u-boot/include/dt-bindings/clock/
A Dsun8i-a83t-ccu.h132 #define CLK_HDMI_SLOW 94 macro
A Dsun50i-h616-ccu.h101 #define CLK_HDMI_SLOW 115 macro
A Dsun9i-a80-ccu.h89 #define CLK_HDMI_SLOW 63 macro
A Dsun50i-h6-ccu.h110 #define CLK_HDMI_SLOW 124 macro
A Dsun8i-r40-ccu.h178 #define CLK_HDMI_SLOW 154 macro
/u-boot/drivers/clk/sunxi/
A Dclk_a83t.c60 [CLK_HDMI_SLOW] = GATE(0x154, BIT(31)),
A Dclk_h6.c67 [CLK_HDMI_SLOW] = GATE(0xb04, BIT(31)),
A Dclk_h616.c76 [CLK_HDMI_SLOW] = GATE(0xb04, BIT(31)),
A Dclk_r40.c81 [CLK_HDMI_SLOW] = GATE(0x154, BIT(31)),
/u-boot/arch/arm/dts/
A Dsun50i-h6.dtsi787 clocks = <&ccu CLK_BUS_HDMI>, <&ccu CLK_HDMI_SLOW>,
821 clocks = <&ccu CLK_BUS_HDMI>, <&ccu CLK_HDMI_SLOW>;
A Dsun8i-a83t.dtsi1071 clocks = <&ccu CLK_BUS_HDMI>, <&ccu CLK_HDMI_SLOW>,
1103 clocks = <&ccu CLK_BUS_HDMI>, <&ccu CLK_HDMI_SLOW>;
A Dsun8i-r40.dtsi1271 clocks = <&ccu CLK_BUS_HDMI0>, <&ccu CLK_HDMI_SLOW>,
1301 clocks = <&ccu CLK_BUS_HDMI1>, <&ccu CLK_HDMI_SLOW>,

Completed in 47 milliseconds