Home
last modified time | relevance | path

Searched refs:CLK_TOP_SYSPLL3_D4 (Results 1 – 8 of 8) sorted by relevance

/u-boot/include/dt-bindings/clock/
A Dmt7629-clk.h47 #define CLK_TOP_SYSPLL3_D4 34 macro
A Dmt8512-clk.h22 #define CLK_TOP_SYSPLL3_D4 11 macro
A Dmt7622-clk.h38 #define CLK_TOP_SYSPLL3_D4 26 macro
A Dmt7623-clk.h41 #define CLK_TOP_SYSPLL3_D4 28 macro
/u-boot/drivers/clk/mediatek/
A Dclk-mt7629.c112 FACTOR0(CLK_TOP_SYSPLL3_D4, CLK_APMIXED_MAINPLL, 1, 20),
218 CLK_TOP_SYSPLL3_D4,
282 CLK_TOP_SYSPLL3_D4,
297 CLK_TOP_SYSPLL3_D4,
A Dclk-mt7623.c116 FACTOR1(CLK_TOP_SYSPLL3_D4, CLK_TOP_SYSPLL_D5, 1, 4),
255 CLK_TOP_SYSPLL3_D4,
302 CLK_TOP_SYSPLL3_D4,
383 CLK_TOP_SYSPLL3_D4,
A Dclk-mt7622.c110 FACTOR0(CLK_TOP_SYSPLL3_D4, CLK_APMIXED_MAINPLL, 1, 20),
204 CLK_TOP_SYSPLL3_D4,
282 CLK_TOP_SYSPLL3_D4,
A Dclk-mt8512.c87 FACTOR0(CLK_TOP_SYSPLL3_D4, CLK_APMIXED_MAINPLL, 1, 20),
388 CLK_TOP_SYSPLL3_D4,

Completed in 14 milliseconds