Home
last modified time | relevance | path

Searched refs:CLK_XTAL (Results 1 – 16 of 16) sorted by relevance

/u-boot/drivers/clk/mediatek/
A Dclk-mt7623.c189 CLK_XTAL,
200 CLK_XTAL,
205 CLK_XTAL,
210 CLK_XTAL,
221 CLK_XTAL,
351 CLK_XTAL
369 CLK_XTAL
394 CLK_XTAL
416 CLK_XTAL
470 CLK_XTAL
[all …]
A Dclk-mt7622.c143 CLK_XTAL,
153 CLK_XTAL,
158 CLK_XTAL,
163 CLK_XTAL,
173 CLK_XTAL,
178 CLK_XTAL,
183 CLK_XTAL,
224 CLK_XTAL
235 CLK_XTAL
248 CLK_XTAL
[all …]
A Dclk-mt7629.c154 CLK_XTAL,
165 CLK_XTAL,
170 CLK_XTAL,
175 CLK_XTAL,
186 CLK_XTAL,
191 CLK_XTAL,
196 CLK_XTAL,
197 CLK_XTAL,
238 CLK_XTAL
249 CLK_XTAL
[all …]
A Dclk-mt7986.c32 FIXED_CLK(CK_APMIXED_ARMPLL, CLK_XTAL, 2000000000),
33 FIXED_CLK(CK_APMIXED_NET2PLL, CLK_XTAL, 800000000),
34 FIXED_CLK(CK_APMIXED_MMPLL, CLK_XTAL, 1440000000),
35 FIXED_CLK(CK_APMIXED_SGMPLL, CLK_XTAL, 325000000),
36 FIXED_CLK(CK_APMIXED_WEDMCUPLL, CLK_XTAL, 760000000),
37 FIXED_CLK(CK_APMIXED_NET1PLL, CLK_XTAL, 2500000000),
38 FIXED_CLK(CK_APMIXED_MPLL, CLK_XTAL, 416000000),
39 FIXED_CLK(CK_APMIXED_APLL2, CLK_XTAL, 196608000),
44 FIXED_CLK(CK_TOP_CB_CKSQ_40M, CLK_XTAL, 40000000),
A Dclk-mt7981.c32 FIXED_CLK(CK_APMIXED_ARMPLL, CLK_XTAL, 1300000000),
33 FIXED_CLK(CK_APMIXED_NET2PLL, CLK_XTAL, 800000000),
34 FIXED_CLK(CK_APMIXED_MMPLL, CLK_XTAL, 720000000),
35 FIXED_CLK(CK_APMIXED_SGMPLL, CLK_XTAL, 325000000),
36 FIXED_CLK(CK_APMIXED_WEDMCUPLL, CLK_XTAL, 208000000),
37 FIXED_CLK(CK_APMIXED_NET1PLL, CLK_XTAL, 2500000000),
38 FIXED_CLK(CK_APMIXED_MPLL, CLK_XTAL, 416000000),
39 FIXED_CLK(CK_APMIXED_APLL2, CLK_XTAL, 196608000),
44 FIXED_CLK(CK_TOP_CB_CKSQ_40M, CLK_XTAL, 40000000),
A Dclk-mt8518.c65 FIXED_CLK(CLK_TOP_CLK_NULL, CLK_XTAL, 26000000),
68 FIXED_CLK(CLK_TOP_CLK32K, CLK_XTAL, 32000),
72 FACTOR2(CLK_TOP_DMPLL, CLK_XTAL, 1, 1),
107 FACTOR2(CLK_TOP_CLK26M, CLK_XTAL, 1, 1),
108 FACTOR2(CLK_TOP_CLK26M_D2, CLK_XTAL, 1, 2),
109 FACTOR2(CLK_TOP_CLK26M_D4, CLK_XTAL, 1, 4),
110 FACTOR2(CLK_TOP_CLK26M_D8, CLK_XTAL, 1, 8),
111 FACTOR2(CLK_TOP_CLK26M_D793, CLK_XTAL, 1, 793),
A Dclk-mt8512.c73 FIXED_CLK(CLK_TOP_CLK_NULL, CLK_XTAL, 26000000),
74 FIXED_CLK(CLK_TOP_CLK32K, CLK_XTAL, 32000),
123 FACTOR2(CLK_TOP_CLK26M, CLK_XTAL, 1, 1),
124 FACTOR2(CLK_TOP_SYS_26M_D2, CLK_XTAL, 1, 2),
A Dclk-mt8516.c63 FIXED_CLK(CLK_TOP_CLK_NULL, CLK_XTAL, 26000000),
107 FACTOR2(CLK_TOP_CLK26M, CLK_XTAL, 1, 1),
108 FACTOR2(CLK_TOP_CLK26M_D2, CLK_XTAL, 1, 2),
A Dclk-mtk.h11 #define CLK_XTAL 0 macro
A Dclk-mt8183.c72 FIXED_CLK(CLK_TOP_CLK26M, CLK_XTAL, 26000000),
73 FIXED_CLK(CLK_TOP_ULPOSC, CLK_XTAL, 250000),
A Dclk-mtk.c339 (mux->parent[index] == CLK_XTAL && in mtk_topckgen_get_mux_rate()
367 (mux->parent[index] == CLK_XTAL && in mtk_infrasys_get_mux_rate()
/u-boot/include/dt-bindings/clock/
A Dmt7628-clk.h14 #define CLK_XTAL 32 macro
A Dmt7620-clk.h14 #define CLK_XTAL 32 macro
/u-boot/arch/mips/mach-mtmips/mt7628/
A Dinit.c94 clk.id = CLK_XTAL; in print_cpuinfo()
/u-boot/drivers/clk/mtmips/
A Dclk-mt7620.c33 [CLK_XTAL] = CLK_SRC_XTAL,
A Dclk-mt7628.c43 [CLK_XTAL] = CLK_SRC_XTAL,

Completed in 32 milliseconds