Searched refs:CPLL_500M (Results 1 – 3 of 3) sorted by relevance

/u-boot/arch/arm/dts/
A D	rk3566-anbernic-rgxx3-u-boot.dtsi	28 <&cru CPLL_500M>, <&cru CPLL_333M>,
/u-boot/include/dt-bindings/clock/
A D	rk3568-cru.h	474 #define CPLL_500M 411 macro
/u-boot/drivers/clk/rockchip/
A D	clk_rk3568.c	604 case CPLL_500M: in rk3568_cpll_div_get_rate() 659 case CPLL_500M: in rk3568_cpll_div_set_rate() 2483 case CPLL_500M: in rk3568_clk_get_rate() 2668 case CPLL_500M: in rk3568_clk_set_rate()

Completed in 14 milliseconds

Last Index update Fri Aug 22 08:59:00 CST 2025