Searched refs:DRAM_APB_CLK_ROOT (Results 1 – 9 of 9) sorted by relevance
| /u-boot/arch/arm/include/asm/arch-imx8m/ |
| A D | clock_imx8mm.h | 92 DRAM_APB_CLK_ROOT = 65, enumerator
182 DRAM_APB_CLK_ROOT = 65, enumerator
263 DRAM_APB_CLK_ROOT = 65, enumerator
|
| A D | clock_imx8mq.h | 53 DRAM_APB_CLK_ROOT = 65, enumerator
|
| /u-boot/arch/arm/include/asm/arch-imx9/ |
| A D | ccm_regs.h | 88 #define DRAM_APB_CLK_ROOT 77 macro
|
| /u-boot/arch/arm/mach-imx/imx8m/ |
| A D | clock_imx8mm.c | 168 clock_set_target_val(DRAM_APB_CLK_ROOT, CLK_ROOT_ON | in dram_enable_bypass()
179 clock_set_target_val(DRAM_APB_CLK_ROOT, CLK_ROOT_ON | in dram_disable_bypass()
485 clock_set_target_val(DRAM_APB_CLK_ROOT, CLK_ROOT_ON | in clock_init()
|
| A D | clock_imx8mq.c | 599 clock_set_target_val(DRAM_APB_CLK_ROOT, CLK_ROOT_ON | in dram_enable_bypass()
610 clock_set_target_val(DRAM_APB_CLK_ROOT, CLK_ROOT_ON | in dram_disable_bypass()
|
| A D | clock_slice.c | 126 {DRAM_APB_CLK_ROOT, IP_CLOCK_SLICE, 1,
585 {DRAM_APB_CLK_ROOT, IP_CLOCK_SLICE, 1,
1019 {DRAM_APB_CLK_ROOT, IP_CLOCK_SLICE, 1,
1383 {DRAM_APB_CLK_ROOT, IP_CLOCK_SLICE, 1,
|
| /u-boot/arch/arm/mach-imx/imx9/ |
| A D | clock.c | 672 ccm_clk_root_cfg(DRAM_APB_CLK_ROOT, SYS_PLL_PFD1_DIV2, 3); in dram_enable_bypass()
680 ccm_clk_root_cfg(DRAM_APB_CLK_ROOT, SYS_PLL_PFD1_DIV2, 3); in dram_disable_bypass()
|
| A D | clock_root.c | 110 { DRAM_APB_CLK_ROOT, 1 },
|
| /u-boot/drivers/ddr/imx/imx8m/ |
| A D | ddr_init.c | 333 clock_set_target_val(DRAM_APB_CLK_ROOT, CLK_ROOT_ON | CLK_ROOT_SOURCE_SEL(4) | in ddr_init()
|
Completed in 29 milliseconds