Home
last modified time | relevance | path

Searched refs:FIELD_GET (Results 1 – 25 of 51) sorted by relevance

123

/u-boot/arch/arm/mach-uniphier/
A Dsoc-info.c18 return FIELD_GET(SG_REVISION_TYPE_MASK, rev); in uniphier_get_soc_id()
25 return FIELD_GET(SG_REVISION_MODEL_MASK, rev); in uniphier_get_soc_model()
32 return FIELD_GET(SG_REVISION_REV_MASK, rev); in uniphier_get_soc_revision()
/u-boot/board/xilinx/versal-net/
A Dboard.c80 platform_id = FIELD_GET(PLATFORM_MASK, version); in soc_detection()
87 FIELD_GET(PMC_VERSION_MASK, version), in soc_detection()
88 FIELD_GET(PS_VERSION_MASK, version), in soc_detection()
89 FIELD_GET(RTL_VERSION_MASK, version)); in soc_detection()
91 platform_version = FIELD_GET(PLATFORM_VERSION_MASK, version); in soc_detection()
/u-boot/drivers/clk/mtmips/
A Dclk-mt7621.c201 xtal_sel = FIELD_GET(XTAL_MODE_SEL, bs); in mt7621_get_clocks()
210 switch (FIELD_GET(CPU_CLK_SEL, clkcfg0)) { in mt7621_get_clocks()
216 dividx = FIELD_GET(RG_MEPL_PREDIV, mempll); in mt7621_get_clocks()
217 fb = FIELD_GET(RG_MEPL_FBDIV, mempll); in mt7621_get_clocks()
225 ffiv = FIELD_GET(CUR_CPU_FDIV, cur_clk); in mt7621_get_clocks()
226 ffrac = FIELD_GET(CUR_CPU_FFRAC, cur_clk); in mt7621_get_clocks()
230 dividx = FIELD_GET(RG_MEPL_PREDIV, mempll); in mt7621_get_clocks()
231 fb = FIELD_GET(RG_MEPL_FBDIV, mempll); in mt7621_get_clocks()
236 if (!FIELD_GET(RG_MEPL_DIV2_SEL, bs)) in mt7621_get_clocks()
/u-boot/arch/arm/mach-apple/
A Drtkit.c105 num_4kpages = FIELD_GET(APPLE_RTKIT_BUFFER_REQUEST_SIZE, msg->msg0); in rtkit_handle_buf_req()
127 buf->dva = FIELD_GET(APPLE_RTKIT_BUFFER_REQUEST_IOVA, msg->msg0); in rtkit_handle_buf_req()
178 msgtype = FIELD_GET(APPLE_RTKIT_MGMT_TYPE, msg.msg0); in apple_rtkit_boot()
188 min_ver = FIELD_GET(APPLE_RTKIT_MGMT_HELLO_MINVER, msg.msg0); in apple_rtkit_boot()
189 max_ver = FIELD_GET(APPLE_RTKIT_MGMT_HELLO_MAXVER, msg.msg0); in apple_rtkit_boot()
220 msgtype = FIELD_GET(APPLE_RTKIT_MGMT_TYPE, msg.msg0); in apple_rtkit_boot()
230 bitmap = FIELD_GET(APPLE_RTKIT_MGMT_EPMAP_BITMAP, msg.msg0); in apple_rtkit_boot()
231 base = FIELD_GET(APPLE_RTKIT_MGMT_EPMAP_BASE, msg.msg0); in apple_rtkit_boot()
285 msgtype = FIELD_GET(APPLE_RTKIT_MGMT_TYPE, msg.msg0); in apple_rtkit_boot()
317 pwrstate = FIELD_GET(APPLE_RTKIT_MGMT_PWR_STATE, msg.msg0); in apple_rtkit_boot()
A Dsart.c56 *flags = FIELD_GET(APPLE_SART2_CONFIG_FLAGS, cfg); in sart2_get_entry()
57 *size = (size_t)FIELD_GET(APPLE_SART2_CONFIG_SIZE, cfg) << APPLE_SART2_CONFIG_SIZE_SHIFT; in sart2_get_entry()
/u-boot/arch/mips/mach-mtmips/mt7621/
A Dinit.c39 ver = FIELD_GET(VER_ID_M, val); in print_cpuinfo()
40 eco = FIELD_GET(ECO_ID_M, val); in print_cpuinfo()
41 pkg = FIELD_GET(PKG_ID, val); in print_cpuinfo()
42 core = FIELD_GET(CPU_ID, val); in print_cpuinfo()
45 dram = FIELD_GET(DRAM_TYPE, val); in print_cpuinfo()
46 chipmode = FIELD_GET(CHIP_MODE_M, val); in print_cpuinfo()
93 xtal_sel = FIELD_GET(XTAL_MODE_SEL_M, bs); in get_xtal_mhz()
/u-boot/arch/arm/mach-meson/
A Dboard-info.c82 return FIELD_GET(SOCINFO_MAJOR, socinfo); in socinfo_to_major()
87 return FIELD_GET(SOCINFO_MINOR, socinfo); in socinfo_to_minor()
92 return FIELD_GET(SOCINFO_PACK, socinfo); in socinfo_to_pack()
97 return FIELD_GET(SOCINFO_MISC, socinfo); in socinfo_to_misc()
A Dsm.c138 return FIELD_GET(REBOOT_REASON_MASK, reason); in meson_sm_get_reboot_reason()
/u-boot/drivers/clk/
A Dclk-xlnx-clock-wizard.c29 #define FBOUT_GET_DIV(x) FIELD_GET(FBOUT_DIV_MASK, x)
32 #define FBOUT_GET_MUL(x) FIELD_GET(FBOUT_MUL_MASK, x)
35 #define FBOUT_GET_FRAC(x) FIELD_GET(FBOUT_FRAC_MASK, x)
43 #define OUT_GET_DIV(x) FIELD_GET(OUT_DIV_MASK, x)
46 #define OUT_GET_FRAC(x) FIELD_GET(OUT_GET_MASK, x)
/u-boot/drivers/video/
A Dmcde_simple.c69 uc_priv->xsize = FIELD_GET(MCDE_OVL0CONF_PPL, val); in mcde_simple_probe()
70 uc_priv->ysize = FIELD_GET(MCDE_OVL0CONF_LPF, val); in mcde_simple_probe()
74 switch (FIELD_GET(MCDE_EXTSRC0CONF_BPP, val)) { in mcde_simple_probe()
88 priv->src_synch = FIELD_GET(MCDE_CHNL0SYNCHMOD_SRC_SYNCH, val); in mcde_simple_probe()
/u-boot/board/purism/librem5/
A Dlibrem5.c119 #define TPS_POWER_STATUS_PWROPMODE(x) FIELD_GET(GENMASK(3, 2), x)
121 #define TPS_PDO_CONTRACT_TYPE(x) FIELD_GET(GENMASK(31, 30), x)
131 #define TPS_PDO_FIXED_CONTRACT_MAX_CURRENT(x) (FIELD_GET(GENMASK(9, 0), x) * 10)
132 #define TPS_PDO_VAR_CONTRACT_MAX_CURRENT(x) (FIELD_GET(GENMASK(9, 0), x) * 10)
133 #define TPS_PDO_BAT_CONTRACT_MAX_VOLTAGE(x) (FIELD_GET(GENMASK(29, 20), x) * 50)
134 #define TPS_PDO_BAT_CONTRACT_MAX_POWER(x) (FIELD_GET(GENMASK(9, 0), x) * 250)
/u-boot/arch/mips/mach-octeon/include/mach/
A Dcvmx-fuse.h27 return FIELD_GET(MIO_FUS_RCMD_DAT, val); in cvmx_fuse_read_byte_node()
/u-boot/drivers/clk/nuvoton/
A Dclk_npcm.c203 indv = FIELD_GET(PLLCON_INDV, val); in npcm_clk_get_pll_fout()
204 fbdv = FIELD_GET(PLLCON_FBDV, val); in npcm_clk_get_pll_fout()
205 otdv1 = FIELD_GET(PLLCON_OTDV1, val); in npcm_clk_get_pll_fout()
206 otdv2 = FIELD_GET(PLLCON_OTDV2, val); in npcm_clk_get_pll_fout()
/u-boot/drivers/soc/
A Dsoc_xilinx_versal_net.c66 priv->revision = FIELD_GET(PS_VERSION_MASK, ret_payload[2]); in soc_xilinx_versal_net_probe()
/u-boot/drivers/cache/
A Dcache-sifive-ccache.c30 ways = FIELD_GET(SIFIVE_CCACHE_CONFIG_WAYS, config); in sifive_ccache_enable()
/u-boot/drivers/mtd/nand/raw/
A Dstm32_fmc2_nand.c486 pos[0] = FIELD_GET(FMC2_BCHDSR1_EBP1, bchdsr1); in stm32_fmc2_nfc_bch_correct()
487 pos[1] = FIELD_GET(FMC2_BCHDSR1_EBP2, bchdsr1); in stm32_fmc2_nfc_bch_correct()
488 pos[2] = FIELD_GET(FMC2_BCHDSR2_EBP3, bchdsr2); in stm32_fmc2_nfc_bch_correct()
489 pos[3] = FIELD_GET(FMC2_BCHDSR2_EBP4, bchdsr2); in stm32_fmc2_nfc_bch_correct()
490 pos[4] = FIELD_GET(FMC2_BCHDSR3_EBP5, bchdsr3); in stm32_fmc2_nfc_bch_correct()
491 pos[5] = FIELD_GET(FMC2_BCHDSR3_EBP6, bchdsr3); in stm32_fmc2_nfc_bch_correct()
492 pos[6] = FIELD_GET(FMC2_BCHDSR4_EBP7, bchdsr4); in stm32_fmc2_nfc_bch_correct()
493 pos[7] = FIELD_GET(FMC2_BCHDSR4_EBP8, bchdsr4); in stm32_fmc2_nfc_bch_correct()
495 den = FIELD_GET(FMC2_BCHDSR0_DEN, bchdsr0); in stm32_fmc2_nfc_bch_correct()
/u-boot/drivers/rtc/
A Dmax313xx.c216 if (!FIELD_GET(MAX313XX_HRS_F_12_24, hour_reg)) in max313xx_get_hour()
224 if (FIELD_GET(MAX313XX_HRS_F_AM_PM, hour_reg)) in max313xx_get_hour()
248 if (FIELD_GET(MAX313XX_MONTH_CENTURY, regs[5])) in max313xx_read_time()
/u-boot/board/dhelectronics/dh_imx8mp/
A Dimx8mp_dhcom_pdk2.c131 FIELD_GET(MUX_CTRL_OFS_MASK, MX8MP_PAD_ENET_RX_CTL__GPIO1_IO24); in dh_dt_patch_som_eqos()
232 FIELD_GET(MUX_CTRL_OFS_MASK, MX8MP_PAD_SAI1_TXFS__GPIO4_IO10); in dh_dt_patch_som_fec()
/u-boot/drivers/spi/
A Dapple_spi.c129 FIELD_GET(APPLE_SPI_FIFOSTAT_LEVEL_TX, fifostat); in apple_spi_tx()
149 count = FIELD_GET(APPLE_SPI_FIFOSTAT_LEVEL_RX, fifostat); in apple_spi_rx()
/u-boot/drivers/adc/
A Dmeson-saradc.c190 return FIELD_GET(MESON_SAR_ADC_REG0_FIFO_COUNT_MASK, regval); in meson_saradc_get_fifo_count()
259 } while (FIELD_GET(MESON_SAR_ADC_REG0_BUSY_MASK, regval) && timeout--); in meson_saradc_wait_busy_clear()
284 fifo_chan = FIELD_GET(MESON_SAR_ADC_FIFO_RD_CHAN_ID_MASK, regval); in meson_saradc_read_raw_sample()
291 fifo_val = FIELD_GET(MESON_SAR_ADC_FIFO_RD_SAMPLE_VALUE_MASK, regval); in meson_saradc_read_raw_sample()
/u-boot/arch/mips/mach-octeon/
A Dcpu.c67 gd->cpu_clk = ref_clock * FIELD_GET(RST_BOOT_C_MUL, val); in get_clocks()
68 gd->bus_clk = ref_clock * FIELD_GET(RST_BOOT_PNR_MUL, val); in get_clocks()
/u-boot/drivers/net/
A Daspeed_mdio.c71 return FIELD_GET(ASPEED_MDIO_DATA_MIIRDATA, data); in aspeed_mdio_read()
/u-boot/drivers/misc/
A Dls2_sfp.c157 } while (FIELD_GET(SFP_INGR_INST, ingr)); in ls2_sfp_transaction()
159 return FIELD_GET(SFP_INGR_ERR, ingr) ? -EIO : 0; in ls2_sfp_transaction()
/u-boot/include/linux/
A Dbitfield.h101 #define FIELD_GET(_mask, _reg) \ macro
/u-boot/drivers/power/domain/
A Dapple-pmgr.c93 (FIELD_GET(APPLE_PMGR_PS_ACTUAL, reg) == pstate), 1, in apple_pmgr_ps_set()

Completed in 67 milliseconds

123