Home
last modified time | relevance | path

Searched refs:IP (Results 1 – 25 of 102) sorted by relevance

12345

/u-boot/doc/
A DREADME.fsl-esdhc4 ESDHC IP is in little-endian mode. Accessing ESDHC registers can be
5 determined by ESDHC IP's endian mode or processor's endian mode.
7 ESDHC IP is in big-endian mode. Accessing ESDHC registers can be determined
8 by ESDHC IP's endian mode or processor's endian mode.
A DREADME.SNTP6 parameter of server's IP address or environment variable
11 If the DHCP server provides time server's IP or time offset, you
16 2. Only the 1st NTP server IP, in the option ntp-servers of DHCP, will
A DREADME.mxc_ocotp4 This IP can be found on the following SoCs:
8 Note that this IP is different from albeit similar to the IPs of the same name
A DREADME.fuse14 fusebox control IP registers. This is limited to 32 bits with the current API.
19 Upon startup, the fusebox control IP reads the fuse values and stores them to a
43 each IP.
A DREADME.dns11 Internet by translating human-friendly computer hostnames into IP addresses.
31 By default, dns does nothing except print the IP number on
/u-boot/drivers/phy/rockchip/
A DKconfig13 Support for Rockchip MIPI DPHY with Innosilicon IP block.
20 Support for Rockchip USB2.0 PHY with Innosilicon IP block.
40 Support for Rockchip PCIe3 PHY with Synopsys IP block.
/u-boot/doc/usage/
A Dnetconsole.rst14 We use an environment variable 'ncip' to set the IP address and the
17 broadcast address and port 6666 are used. If it is set to an IP
23 For example, if your server IP is 192.168.1.1, you could use::
37 specify the target IP address (or host name, assuming DNS is working). The
53 Minimally, the host IP address needs to be specified. This can be
73 source IP to use (defaults to the interface's address)
82 IP address for logging agent (this is the required parameter)
97 the respective Ethernet interface has to be brought up using the "IP
/u-boot/drivers/spi/
A DKconfig60 IP core. Please find details on the "Embedded Peripherals IP
138 Cadence IP core.
173 IP core.
180 Exynos IP core.
196 Freescale IP core.
217 ICH IP core.
308 Marvell IP core.
486 this ST IP core.
501 IP core.
555 SPI IP core.
[all …]
/u-boot/doc/usage/cmd/
A Dtftpput.rst30 IP address of the TFTP server, defaults to the value of environment
34 path of the file to be written. If not provided, the client's IP address is
35 used to construct a default file name, e.g. C0.A8.00.28.img for IP address
57 TFTP to server 192.168.1.3; our IP address is 192.168.1.40
A Dbdinfo.rst38 IP addr = 10.0.2.15
77 IP addr
/u-boot/net/
A DKconfig63 bool "Support IP datagram reassembly"
65 Selecting this will enable IP datagram reassembly according
69 int "Size of buffer used for IP datagram reassembly"
76 IP datagrams that can be received.
107 the TFTP transfer using the pre-configured target IP address and UDP
137 while IP is obtained from main DHCP server.
153 enabled, when an ARP reply is received, the server's IP address is
180 Defines a default value for the IP address of the default router
191 Define a default value for the IP address to use for the default
203 is used to determine if an IP address belongs to the local subnet or
[all …]
/u-boot/drivers/bios_emulator/include/x86emu/
A Dregs.h104 i386_general_register SP, BP, SI, DI, IP; member
151 #define R_IP spc.IP.I16_reg.x_reg
159 #define R_IP spc.IP.I16_reg.x_reg
167 #define R_EIP spc.IP.I32_reg.e_reg
/u-boot/drivers/axi/
A DKconfig7 communication with IP cores in Xilinx FPGAs).
23 IP cores in the FPGA (e.g. video transmitter cores).
/u-boot/doc/device-tree-bindings/net/
A Dsnps,dwc-qos-ethernet.txt1 * Synopsys DWC Ethernet QoS IP version 4.10 driver (GMAC)
4 IP block. The IP supports multiple options for bus type, clocking and reset
12 Represents the IP core when integrated into the Axis ARTPEC-6 SoC.
14 Represents the IP core when integrated into the NVIDIA Tegra186 SoC.
22 - clock-names: May contain any/all of the following depending on the IP
56 Note: Support for additional IP configurations may require adding the
89 - reset-names: May contain any/all of the following depending on the IP
/u-boot/doc/device-tree-bindings/pwm/
A Dpwm-sifive.txt7 PWM RTL that corresponds to the IP block version numbers can be found
16 SiFive PWM v0 IP block with no chip integration tweaks.
/u-boot/drivers/bootcount/
A DKconfig37 bool "Boot counter in AM33XX RTC IP block"
41 A bootcount driver for the RTC IP block found on many TI platforms.
43 not all boards with this IP block on it will have the RTC in use.
46 bool "Boot counter in AM33XX RTC IP block with upgrade_available flag"
51 version and BOOTMAGIC in a AM33xx RTC IP block
54 A bootcount driver for the RTC IP block found on many TI platforms.
56 not all boards with this IP block on it will have the RTC in use.
/u-boot/drivers/clk/sifive/
A DKconfig14 Supports the Power Reset Clock interface (PRCI) IP block found in
/u-boot/doc/device-tree-bindings/pci_endpoint/
A Dcdns,cdns-pcie-ep.txt4 - compatible: Should contain "cdns,cdns-pcie-ep" to identify the IP used.
/u-boot/doc/device-tree-bindings/axi/
A Dgdsys,ihs_axi.txt4 the connected devices (usually IP cores) can be controlled via software.
/u-boot/drivers/usb/musb-new/
A DKconfig31 silicon IP.
40 silicon IP.
57 if it is available on your Mediatek MUSB IP based platform.
/u-boot/drivers/usb/dwc3/
A DKconfig6 USB controller based on the DesignWare USB3 IP Core.
22 AM437x use this IP for USB2/3 functionality.
/u-boot/doc/device-tree-bindings/misc/
A Desm-k3.txt4 ESM (Error Signaling Module) is an IP block on TI K3 devices that allows
/u-boot/doc/device-tree-bindings/timer/
A Datcpit100_timer.txt3 ATCPIT100 is a generic IP block from Andes Technology, embedded in
/u-boot/drivers/net/ti/
A DKconfig29 prompt "TI Keystone 2 Ethernet NETCP IP revision"
/u-boot/doc/device-tree-bindings/thermal/
A Dti_soc_thermal.txt7 circuits and other analog IP blocks. The analog-to-digital

Completed in 37 milliseconds

12345