Searched refs:MXC_CCM_CS2CDR_LDB_DI1_CLK_SEL_OFFSET (Results 1 – 11 of 11) sorted by relevance
159 (3 << MXC_CCM_CS2CDR_LDB_DI1_CLK_SEL_OFFSET); in setup_display()
261 | (3 << MXC_CCM_CS2CDR_LDB_DI1_CLK_SEL_OFFSET); in setup_display()
1512 reg |= ((7 << MXC_CCM_CS2CDR_LDB_DI1_CLK_SEL_OFFSET) in select_ldb_di_clock_source()1520 reg |= ((4 << MXC_CCM_CS2CDR_LDB_DI1_CLK_SEL_OFFSET) in select_ldb_di_clock_source()1528 reg |= ((clk << MXC_CCM_CS2CDR_LDB_DI1_CLK_SEL_OFFSET) in select_ldb_di_clock_source()
172 | (0 << MXC_CCM_CS2CDR_LDB_DI1_CLK_SEL_OFFSET); in enable_lvds()
382 (3 << MXC_CCM_CS2CDR_LDB_DI1_CLK_SEL_OFFSET); in setup_display()
393 | (3 << MXC_CCM_CS2CDR_LDB_DI1_CLK_SEL_OFFSET); in setup_display()
519 |(3<<MXC_CCM_CS2CDR_LDB_DI1_CLK_SEL_OFFSET); in setup_display()
599 |(3<<MXC_CCM_CS2CDR_LDB_DI1_CLK_SEL_OFFSET); in setup_display()
722 |(3<<MXC_CCM_CS2CDR_LDB_DI1_CLK_SEL_OFFSET); in setup_display()
447 #define MXC_CCM_CS2CDR_LDB_DI1_CLK_SEL_OFFSET 12 macro
316 |(3<<MXC_CCM_CS2CDR_LDB_DI1_CLK_SEL_OFFSET); in setup_display()
Completed in 41 milliseconds