Home
last modified time | relevance | path

Searched refs:PLL_GPLL (Results 1 – 25 of 33) sorted by relevance

12

/u-boot/include/dt-bindings/clock/
A Drk3036-cru.h13 #define PLL_GPLL 3 macro
A Drk3188-cru-common.h14 #define PLL_GPLL 4 macro
A Drk3128-cru.h14 #define PLL_GPLL 4 macro
A Drk3228-cru.h14 #define PLL_GPLL 4 macro
A Drv1108-cru.h13 #define PLL_GPLL 2 macro
A Dpx30-cru.h180 #define PLL_GPLL 1 macro
A Drk3288-cru.h14 #define PLL_GPLL 4 macro
A Drk3328-cru.h14 #define PLL_GPLL 4 macro
A Drk3368-cru.h14 #define PLL_GPLL 5 macro
A Drockchip,rv1126-cru.h13 #define PLL_GPLL 1 macro
A Drk3399-cru.h14 #define PLL_GPLL 5 macro
A Drockchip,rk3588-cru.h21 #define PLL_GPLL 6 macro
A Drk3568-cru.h73 #define PLL_GPLL 4 macro
/u-boot/arch/arm/dts/
A Drk3566-anbernic-rgxx3-u-boot.dtsi23 <&cru PLL_GPLL>,
A Drk3036.dtsi106 assigned-clocks = <&cru PLL_GPLL>;
A Drk3128.dtsi238 assigned-clocks = <&cru PLL_GPLL>;
A Drk3066a.dtsi210 assigned-clocks = <&cru PLL_CPLL>, <&cru PLL_GPLL>,
A Drk3399-gru.dtsi353 <&cru PLL_GPLL>, <&cru PLL_CPLL>,
/u-boot/drivers/clk/rockchip/
A Dclk_rk3588.c62 [GPLL] = PLL(pll_rk3588, PLL_GPLL, RK3588_PLL_CON(112),
1486 case PLL_GPLL: in rk3588_clk_get_rate()
1647 case PLL_GPLL: in rk3588_clk_set_rate()
1805 else if (parent->id == PLL_GPLL) in rk3588_dclk_vop_set_parent()
A Dclk_rk322x.c398 case PLL_GPLL: in rk322x_clk_set_rate()
A Dclk_rv1126.c70 [GPLL] = PLL(pll_rk3328, PLL_GPLL, RV1126_PMU_PLL_CON(0),
382 case PLL_GPLL: in rv1126_pmuclk_get_rate()
422 case PLL_GPLL: in rv1126_pmuclk_set_rate()
A Dclk_rk3368.c467 case PLL_GPLL: in rk3368_clk_get_rate()
A Dclk_rk3066.c577 case PLL_GPLL: in rk3066_clk_set_rate()
A Dclk_px30.c1600 case PLL_GPLL: in px30_pmuclk_get_rate()
1620 case PLL_GPLL: in px30_pmuclk_set_rate()
A Dclk_rk3288.c882 case PLL_GPLL: in rk3288_clk_set_rate()

Completed in 884 milliseconds

12