Home
last modified time | relevance | path

Searched refs:RPLL (Results 1 – 4 of 4) sorted by relevance

/u-boot/arch/arm/mach-exynos/include/mach/
A Dclk.h16 #define RPLL 6 macro
/u-boot/include/dt-bindings/clock/
A Dxlnx-versal-clk.h31 #define RPLL 22 macro
A Dxlnx-zynqmp-clk.h13 #define RPLL 1 macro
/u-boot/arch/arm/mach-exynos/
A Dclock.c142 if (pllreg == EPLL || pllreg == RPLL) { in exynos_get_pll_clk()
330 case RPLL: in exynos542x_get_pll_clk()
539 sclk = exynos542x_get_pll_clk(RPLL); in exynos542x_get_periph_rate()
1017 sclk = get_pll_clk(RPLL); in exynos5420_get_lcd_clk()
1052 RPLL}; in exynos5800_get_lcd_clk()

Completed in 10 milliseconds