Home
last modified time | relevance | path

Searched refs:SCG_SOSC_CSR_SOSCVLD_MASK (Results 1 – 2 of 2) sorted by relevance

/u-boot/arch/arm/mach-imx/mx7ulp/
A Dscg.c25 if (!(reg & SCG_SOSC_CSR_SOSCVLD_MASK)) in scg_src_get_rate()
153 if (!(reg & SCG_SOSC_CSR_SOSCVLD_MASK)) in scg_soscdiv_get_rate()
1007 while (!(readl(&scg1_regs->sosccsr) & SCG_SOSC_CSR_SOSCVLD_MASK)) in scg_a7_soscdiv_init()
1054 if ((readl(&scg1_regs->sosccsr) & SCG_SOSC_CSR_SOSCVLD_MASK)) { in scg_a7_init_core_clk()
/u-boot/arch/arm/include/asm/arch-mx7ulp/
A Dscg.h122 #define SCG_SOSC_CSR_SOSCVLD_MASK ((0x1UL) << SCG_SOSC_CSR_SOSCVLD_SHIFT) macro

Completed in 7 milliseconds