Home
last modified time | relevance | path

Searched refs:SCLK_SARADC (Results 1 – 25 of 27) sorted by relevance

12

/u-boot/drivers/clk/rockchip/
A Dclk_rk3066.c372 case SCLK_SARADC: in rk3066_clk_saradc_get_clk()
395 case SCLK_SARADC: in rk3066_clk_saradc_set_clk()
526 case SCLK_SARADC: in rk3066_clk_get_rate()
572 case SCLK_SARADC: in rk3066_clk_set_rate()
A Dclk_rk3128.c498 case SCLK_SARADC: in rk3128_clk_get_rate()
535 case SCLK_SARADC: in rk3128_clk_set_rate()
A Dclk_rk3368.c479 case SCLK_SARADC: in rk3368_clk_get_rate()
516 case SCLK_SARADC: in rk3368_clk_set_rate()
A Dclk_rk3328.c607 case SCLK_SARADC: in rk3328_clk_get_rate()
646 case SCLK_SARADC: in rk3328_clk_set_rate()
A Dclk_rv1108.c547 case SCLK_SARADC: in rv1108_clk_get_rate()
589 case SCLK_SARADC: in rv1108_clk_set_rate()
A Dclk_rk3288.c783 case SCLK_SARADC: in rk3288_clk_get_rate()
879 case SCLK_SARADC: in rk3288_clk_set_rate()
A Dclk_rk3308.c822 case SCLK_SARADC: in rk3308_clk_get_rate()
901 case SCLK_SARADC: in rk3308_clk_set_rate()
A Dclk_rk3399.c967 case SCLK_SARADC: in rk3399_clk_get_rate()
1057 case SCLK_SARADC: in rk3399_clk_set_rate()
A Dclk_px30.c1240 case SCLK_SARADC: in px30_clk_get_rate()
1325 case SCLK_SARADC: in px30_clk_set_rate()
/u-boot/include/dt-bindings/clock/
A Drk3188-cru-common.h27 #define SCLK_SARADC 71 macro
A Drk3128-cru.h37 #define SCLK_SARADC 91 macro
A Drv1108-cru.h59 #define SCLK_SARADC 109 macro
A Dpx30-cru.h51 #define SCLK_SARADC 45 macro
A Drk3288-cru.h28 #define SCLK_SARADC 73 macro
A Drk3308-cru.h41 #define SCLK_SARADC 37 macro
A Drk3328-cru.h26 #define SCLK_SARADC 37 macro
A Drk3368-cru.h28 #define SCLK_SARADC 73 macro
A Drk3399-cru.h36 #define SCLK_SARADC 80 macro
/u-boot/arch/arm/dts/
A Drk3xxx.dtsi444 clocks = <&cru SCLK_SARADC>, <&cru PCLK_SARADC>;
A Drv1108.dtsi161 clocks = <&cru SCLK_SARADC>, <&cru PCLK_SARADC>;
A Drk3128.dtsi292 clocks = <&cru SCLK_SARADC>, <&cru PCLK_SARADC>;
A Drk3368.dtsi225 clocks = <&cru SCLK_SARADC>, <&cru PCLK_SARADC>;
A Drk3308.dtsi507 clocks = <&cru SCLK_SARADC>, <&cru PCLK_SARADC>;
A Drk3328.dtsi593 clocks = <&cru SCLK_SARADC>, <&cru PCLK_SARADC>;
A Drk3288.dtsi269 clocks = <&cru SCLK_SARADC>, <&cru PCLK_SARADC>;

Completed in 68 milliseconds

12