| /u-boot/arch/arm/lib/ |
| A D | ashrdi3.S | 10 #define al r1 macro
13 #define al r0 macro
23 movmi al, al, lsr r2
24 movpl al, ah, asr r3
25 ARM( orrmi al, al, ah, lsl ip )
27 THUMB( orrmi al, al, r3 )
|
| A D | lshrdi3.S | 10 #define al r1 macro
13 #define al r0 macro
23 movmi al, al, lsr r2
24 movpl al, ah, lsr r3
25 ARM( orrmi al, al, ah, lsl ip )
27 THUMB( orrmi al, al, r3 )
|
| A D | ashldi3.S | 10 #define al r1 macro
13 #define al r0 macro
24 movpl ah, al, lsl r3
25 ARM( orrmi ah, ah, al, lsr ip )
26 THUMB( lsrmi r3, al, ip )
28 mov al, al, lsl r2
|
| A D | memcpy.S | 28 .macro ldr1b ptr reg cond=al abort
40 .macro str1b ptr reg cond=al abort
|
| /u-boot/arch/nios2/lib/ |
| A D | longlong.h | 91 #define add_ssaaaa(sh, sl, ah, al, bh, bl) \ argument
94 __x = (al) + (bl); \
95 (sh) = (ah) + (bh) + (__x < (al)); \
101 #define sub_ddmmss(sh, sl, ah, al, bh, bl) \ argument
104 __x = (al) - (bl); \
105 (sh) = (ah) - (bh) - (__x > (al)); \
|
| /u-boot/arch/x86/cpu/intel_common/ |
| A D | car2.S | 36 movb $(SYS_RST | RST_CPU), %al
37 outb %al, %dx
58 movzb %al, %ebx /* Number of variable MTRRs */
93 sub $32, %al
94 movzx %al, %eax
|
| A D | car2_uninit.S | 50 mov $~0, %al
55 mov $~0, %al
|
| /u-boot/arch/x86/include/asm/ |
| A D | post.h | 43 movb $value, %al; \
44 outb %al, $POST_PORT
|
| /u-boot/include/linux/ |
| A D | math64.h | 171 u32 ah, al; in mul_u64_u32_shr() local
174 al = a; in mul_u64_u32_shr()
177 ret = mul_u32_u32(al, mul) >> shift; in mul_u64_u32_shr()
|
| /u-boot/drivers/bios_emulator/include/ |
| A D | biosemu.h | 211 u8 ah, al; member
221 u8 al; member
|
| /u-boot/drivers/i2c/ |
| A D | i2c-cortina.h | 59 u32 al :1; member
|
| /u-boot/arch/x86/lib/ |
| A D | bios_asm.S | 25 movb $0, %al /* This instruction gets modified */
217 movb %al, __intXX_instr + 1 /* intno */
|
| /u-boot/drivers/ddr/fsl/ |
| A D | ctrl_regs.c | 1366 unsigned int al = 0; /* Posted CAS# additive latency (AL) */ in set_ddr_sdram_mode() local
1395 al = 1; in set_ddr_sdram_mode()
1397 al = 2; in set_ddr_sdram_mode()
1414 | ((al & 0x3) << 3) in set_ddr_sdram_mode()
1537 unsigned int al = 0; /* Posted CAS# additive latency (AL) */ in set_ddr_sdram_mode() local
1566 al = 1; in set_ddr_sdram_mode()
1568 al = 2; in set_ddr_sdram_mode()
1587 | ((al & 0x3) << 3) in set_ddr_sdram_mode()
1742 unsigned int al; /* Posted CAS# additive latency (AL) */ in set_ddr_sdram_mode() local
1763 al = additive_latency; in set_ddr_sdram_mode()
[all …]
|
| /u-boot/arch/mips/mach-octeon/include/mach/ |
| A D | cvmx-lmcx-defs.h | 2337 uint64_t al:2; member
2355 uint64_t al:2; member
|
| /u-boot/drivers/ram/octeon/ |
| A D | octeon3_lmc.c | 3190 mp0.s.al = 0; in lmc_modereg_params0()
5133 mp0.s.al = 2; /* CL-2 */ in lmc_workaround()
|