Home
last modified time | relevance | path

Searched refs:base_address (Results 1 – 25 of 38) sorted by relevance

12

/u-boot/drivers/serial/
A Dserial_msm_geni.c243 writel(s_clk_cfg, base_address + GENI_SER_M_CLK_CFG); in geni_serial_baud()
244 writel(s_clk_cfg, base_address + GENI_SER_S_CLK_CFG); in geni_serial_baud()
517 phys_addr_t base_address = priv->base; in geni_serial_init() local
539 writel(UART_PACKING_CFG0, base_address + SE_GENI_TX_PACKING_CFG0); in geni_serial_init()
544 writel(tx_trans_cfg, base_address + SE_UART_TX_TRANS_CFG); in geni_serial_init()
545 writel(tx_parity_cfg, base_address + SE_UART_TX_PARITY_CFG); in geni_serial_init()
546 writel(rx_trans_cfg, base_address + SE_UART_RX_TRANS_CFG); in geni_serial_init()
547 writel(rx_parity_cfg, base_address + SE_UART_RX_PARITY_CFG); in geni_serial_init()
548 writel(bits_per_char, base_address + SE_UART_TX_WORD_LEN); in geni_serial_init()
549 writel(bits_per_char, base_address + SE_UART_RX_WORD_LEN); in geni_serial_init()
[all …]
/u-boot/drivers/sound/
A Dtegra_i2s.c21 struct i2s_ctlr *regs = (struct i2s_ctlr *)priv->base_address; in tegra_i2s_set_cif_tx_ctrl()
36 struct i2s_ctlr *regs = (struct i2s_ctlr *)pi2s_tx->base_address; in i2s_tx_init()
72 struct i2s_ctlr *regs = (struct i2s_ctlr *)priv->base_address; in tegra_i2s_tx_data()
96 priv->base_address = base; in tegra_i2s_probe()
A Drockchip_i2s.c53 struct rk_i2s_regs *regs = (struct rk_i2s_regs *)priv->base_address; in rockchip_i2s_init()
109 struct rk_i2s_regs *regs = (struct rk_i2s_regs *)priv->base_address; in rockchip_i2s_tx_data()
124 priv->base_address = base; in rockchip_i2s_probe()
A Dbroadwell_i2s.c254 uc_priv->base_address = bar0 + offset; in broadwell_i2s_probe()
268 priv->shim = (struct i2s_shim_regs *)uc_priv->base_address; in broadwell_i2s_probe()
282 uc_priv->base_address, offset); in broadwell_i2s_probe()
A Dsamsung-i2s.c263 struct i2s_reg *i2s_reg = (struct i2s_reg *)pi2s_tx->base_address; in i2s_transfer_tx_data()
301 struct i2s_reg *i2s_reg = (struct i2s_reg *)pi2s_tx->base_address; in i2s_tx_init()
404 priv->base_address = base; in samsung_i2s_of_to_plat()
/u-boot/drivers/video/nexell/soc/
A Ds5pxx18_soc_hdmi.c35 void nx_hdmi_set_base_address(u32 module_index, void *base_address) in nx_hdmi_set_base_address() argument
37 hdmi_base_addr = (u32 *)base_address; in nx_hdmi_set_base_address()
A Ds5pxx18_soc_disptop.c47 void nx_disp_top_set_base_address(void *base_address) in nx_disp_top_set_base_address() argument
50 (struct nx_disp_top_register_set *)base_address; in nx_disp_top_set_base_address()
A Ds5pxx18_soc_disptop_clk.h31 void *base_address);
A Ds5pxx18_soc_lvds.c50 void nx_lvds_set_base_address(u32 module_index, void *base_address) in nx_lvds_set_base_address() argument
53 (struct nx_lvds_register_set *)base_address; in nx_lvds_set_base_address()
A Ds5pxx18_soc_disptop_clk.c51 void nx_disp_top_clkgen_set_base_address(u32 module_index, void *base_address) in nx_disp_top_clkgen_set_base_address() argument
54 (struct nx_disptop_clkgen_register_set *)base_address; in nx_disp_top_clkgen_set_base_address()
A Ds5pxx18_soc_lvds.h47 void nx_lvds_set_base_address(u32 module_index, void *base_address);
A Ds5pxx18_soc_mipi.c44 void nx_mipi_set_base_address(u32 module_index, void *base_address) in nx_mipi_set_base_address() argument
47 (struct nx_mipi_register_set *)base_address; in nx_mipi_set_base_address()
/u-boot/drivers/ram/
A Dimxrt_sdram.c177 u32 base_address; member
253 writel((bank_params->base_address & 0xfffff000) in imxrt_sdram_init()
299 imxrt_sdram_ipcmd(regs, bank_params->base_address, SD_CC_IPREA, in imxrt_sdram_init()
301 imxrt_sdram_ipcmd(regs, bank_params->base_address, SD_CC_IAF, in imxrt_sdram_init()
303 imxrt_sdram_ipcmd(regs, bank_params->base_address, SD_CC_IAF, in imxrt_sdram_init()
305 imxrt_sdram_ipcmd(regs, bank_params->base_address, SD_CC_IMS, in imxrt_sdram_init()
382 &bank_params->base_address); in imxrt_semc_of_to_plat()
/u-boot/cmd/
A Dio.c18 static ulong base_address; variable
56 addr += base_address; in do_io_iod()
A Dmem.c55 static ulong base_address = 0; variable
96 addr += base_address; in do_mem_md()
151 addr += base_address; in do_mem_mw()
265 addr1 += base_address; in do_mem_cmp()
268 addr2 += base_address; in do_mem_cmp()
328 addr += base_address; in do_mem_cp()
331 dest += base_address; in do_mem_cp()
420 addr += base_address; in do_mem_search()
518 base_address = hextoul(argv[1], NULL); in do_mem_base()
522 printf("Base Address: 0x%08lx\n", base_address); in do_mem_base()
[all …]
/u-boot/drivers/mtd/nand/raw/
A Dnand.c24 static ulong base_address[CONFIG_SYS_MAX_NAND_DEVICE] = CFG_SYS_NAND_BASE_LIST; variable
84 ulong base_addr = base_address[i]; in nand_init_chip()
/u-boot/include/
A Dcommon_timing_params.h62 unsigned long long base_address; member
A Di2s.h86 unsigned int base_address; /* I2S Register Base */ member
A Dfsl_ddr_dimm_params.h44 unsigned long long base_address; member
/u-boot/tools/binman/
A Dcbfs_util.py235 self.base_address = None
258 def stage(cls, base_address, name, data, cbfs_offset): argument
273 cfile.base_address = base_address
361 elf_data = elf.DecodeElf(data, self.base_address)
/u-boot/drivers/ddr/fsl/
A Dmain.c430 pinfo->common_timing_params[i].base_address = in __step_assign_addresses()
441 pinfo->common_timing_params[i].base_address = in __step_assign_addresses()
446 pinfo->dimm_params[i][j].base_address = in __step_assign_addresses()
465 pinfo->common_timing_params[i].base_address = in __step_assign_addresses()
471 pinfo->dimm_params[i][j].base_address = in __step_assign_addresses()
A Dctrl_regs.c2400 sa = common_dimm->base_address; in compute_fsl_memctl_config_regs()
2414 sa = common_dimm->base_address; in compute_fsl_memctl_config_regs()
2419 sa = dimm_params[dimm_number].base_address + in compute_fsl_memctl_config_regs()
2423 sa = dimm_params[dimm_number].base_address; in compute_fsl_memctl_config_regs()
2429 sa = dimm_params[dimm_number].base_address; in compute_fsl_memctl_config_regs()
2443 sa = dimm_params[dimm_number].base_address; in compute_fsl_memctl_config_regs()
2456 sa = dimm_params[dimm_number].base_address; in compute_fsl_memctl_config_regs()
/u-boot/arch/arm/mach-nexell/
A Dnx_gpio.c88 void nx_gpio_set_base_address(u32 module_index, void *base_address) in nx_gpio_set_base_address() argument
91 (struct nx_gpio_register_set *)base_address; in nx_gpio_set_base_address()
/u-boot/include/linux/
A Dedd.h79 __u16 base_address; member
/u-boot/arch/arm/mach-nexell/include/mach/
A Dnx_gpio.h63 void nx_gpio_set_base_address(u32 module_index, void *base_address);

Completed in 678 milliseconds

12