Home
last modified time | relevance | path

Searched refs:bit_idx (Results 1 – 12 of 12) sorted by relevance

/u-boot/drivers/clk/
A Dclk-gate.c61 reg = BIT(gate->bit_idx + 16); in clk_gate_endisable()
63 reg |= BIT(gate->bit_idx); in clk_gate_endisable()
72 reg |= BIT(gate->bit_idx); in clk_gate_endisable()
74 reg &= ~BIT(gate->bit_idx); in clk_gate_endisable()
107 reg ^= BIT(gate->bit_idx); in clk_gate_is_enabled()
109 reg &= BIT(gate->bit_idx); in clk_gate_is_enabled()
122 void __iomem *reg, u8 bit_idx, in clk_register_gate() argument
130 if (bit_idx > 15) { in clk_register_gate()
143 gate->bit_idx = bit_idx; in clk_register_gate()
A Dclk_sandbox_ccf.c120 u8 bit_idx, u8 cgr_val, in sandbox_clk_register_gate2() argument
204 gate->bit_idx = 28; in sandbox_clk_composite()
A Dclk_k210.c148 u8 bit_idx; member
202 .bit_idx = (_idx), \
1220 k210_clk_writel(priv, gate->off, gate->bit_idx, 1, enable); in k210_clk_endisable()
1303 enabled = k210_clk_readl(priv, gate->off, gate->bit_idx, 1); in show_enabled()
/u-boot/drivers/clk/imx/
A Dclk-gate2.c34 u8 bit_idx; member
51 reg &= ~(3 << gate->bit_idx); in clk_gate2_enable()
52 reg |= gate->cgr_val << gate->bit_idx; in clk_gate2_enable()
71 reg &= ~(3 << gate->bit_idx); in clk_gate2_disable()
96 void __iomem *reg, u8 bit_idx, u8 cgr_val, in clk_register_gate2() argument
108 gate->bit_idx = bit_idx; in clk_register_gate2()
A Dclk-composite-8m.c155 gate->bit_idx = PCG_CGC_SHIFT; in imx8m_clk_composite_flags()
A Dclk.h55 void __iomem *reg, u8 bit_idx, u8 cgr_val,
/u-boot/include/
A Dsandbox-clk.h54 void __iomem *reg, u8 bit_idx, in sandbox_clk_gate() argument
58 reg, bit_idx, clk_gate_flags, NULL); in sandbox_clk_gate()
64 void __iomem *reg, u8 bit_idx,
/u-boot/drivers/clk/stm32/
A Dclk-stm32-core.c95 writel(BIT(gate_cfg->bit_idx), addr); in clk_stm32_gate_set_state()
97 writel(readl(addr) | BIT(gate_cfg->bit_idx), addr); in clk_stm32_gate_set_state()
103 writel(BIT(gate_cfg->bit_idx), addr + set_clr); in clk_stm32_gate_set_state()
105 writel(readl(addr) & ~BIT(gate_cfg->bit_idx), addr); in clk_stm32_gate_set_state()
A Dclk-stm32-core.h41 u8 bit_idx; member
A Dclk-stm32mp13.c347 .bit_idx = (_bit_idx), \
503 u8 bit_idx; member
567 .bit_idx = _bit_idx, \
783 secured = !!(readl(base + secf->offset) & BIT(secf->bit_idx)); in stm32mp13_check_security()
/u-boot/include/linux/
A Dclk-provider.h94 u8 bit_idx; member
109 void __iomem *reg, u8 bit_idx,
/u-boot/drivers/clk/starfive/
A Dclk-jh7110.c158 gate->bit_idx = STARFIVE_CLK_ENABLE_SHIFT; in starfive_clk_composite()

Completed in 29 milliseconds