Home
last modified time | relevance | path

Searched refs:ccr (Results 1 – 25 of 47) sorted by relevance

12

/u-boot/arch/sh/cpu/sh4/
A Dcache.c41 unsigned long ccr; in cache_control() local
44 ccr = inl(CCR); in cache_control()
46 if (ccr & CCR_CACHE_ENABLE) in cache_control()
/u-boot/arch/arm/cpu/armv7m/
A Dcache.c214 setbits_le32(&V7M_SCB->ccr, BIT(V7M_CCR_DCACHE)); in dcache_enable()
232 clrbits_le32(&V7M_SCB->ccr, BIT(V7M_CCR_DCACHE)); in dcache_disable()
241 return (readl(&V7M_SCB->ccr) & BIT(V7M_CCR_DCACHE)) != 0; in dcache_status()
322 setbits_le32(&V7M_SCB->ccr, BIT(V7M_CCR_ICACHE)); in icache_enable()
331 return (readl(&V7M_SCB->ccr) & BIT(V7M_CCR_ICACHE)) != 0; in icache_status()
340 clrbits_le32(&V7M_SCB->ccr, BIT(V7M_CCR_ICACHE)); in icache_disable()
/u-boot/drivers/spi/
A Dstm32_qspi.c33 u32 ccr; /* 0x14 */ member
242 u32 cr, ccr, addr_max; in stm32_qspi_exec_op() local
263 ccr = (mode << STM32_QSPI_CCR_FMODE_SHIFT); in stm32_qspi_exec_op()
264 ccr |= op->cmd.opcode; in stm32_qspi_exec_op()
265 ccr |= (_stm32_qspi_get_mode(op->cmd.buswidth) in stm32_qspi_exec_op()
269 ccr |= ((op->addr.nbytes - 1) << STM32_QSPI_CCR_ADSIZE_SHIFT); in stm32_qspi_exec_op()
270 ccr |= (_stm32_qspi_get_mode(op->addr.buswidth) in stm32_qspi_exec_op()
275 ccr |= (op->dummy.nbytes * 8 / op->dummy.buswidth in stm32_qspi_exec_op()
279 ccr |= (_stm32_qspi_get_mode(op->data.buswidth) in stm32_qspi_exec_op()
282 writel(ccr, &priv->regs->ccr); in stm32_qspi_exec_op()
/u-boot/arch/arm/mach-sunxi/
A Ddram_sun4i.c117 clrsetbits_le32(&dram->ccr, DRAM_CCR_INIT, DRAM_CCR_ITM_OFF); in mctl_itm_disable()
124 clrbits_le32(&dram->ccr, DRAM_CCR_ITM_OFF); in mctl_itm_enable()
393 setbits_le32(&dram->ccr, DRAM_CCR_DATA_TRAINING); in dramc_scan_readpipe()
396 await_bits_clear(&dram->ccr, DRAM_CCR_DATA_TRAINING); in dramc_scan_readpipe()
505 setbits_le32(&dram->ccr, DRAM_CCR_INIT); in mctl_ddr3_initialize()
506 await_bits_clear(&dram->ccr, DRAM_CCR_INIT); in mctl_ddr3_initialize()
632 await_bits_clear(&dram->ccr, DRAM_CCR_INIT); in dramc_init_helper()
657 clrsetbits_le32(&dram->ccr, DRAM_CCR_DQS_DRIFT_COMP, DRAM_CCR_DQS_GATE); in dramc_init_helper()
662 setbits_le32(&dram->ccr, DRAM_CCR_COMMAND_RATE_1T); in dramc_init_helper()
682 clrbits_le32(&dram->ccr, DRAM_CCR_DQS_GATE); in dramc_init_helper()
[all …]
A Ddram_sun6i.c178 clrbits_le32(&mctl_com->ccr, MCTL_CCR_CH1_CLK_EN); in mctl_channel_init()
353 setbits_le32(&mctl_com->ccr, MCTL_CCR_CH0_CLK_EN); in sunxi_dram_init()
357 setbits_le32(&mctl_com->ccr, MCTL_CCR_CH1_CLK_EN); in sunxi_dram_init()
360 setbits_le32(&mctl_com->ccr, MCTL_CCR_MASTER_CLK_EN); in sunxi_dram_init()
A Ddram_sun9i.c302 setbits_le32(&mctl_com->ccr, (1 << 14) | (1 << 30)); in mctl_sys_init()
332 clrbits_le32(&mctl_com->ccr, MCTL_CCR_CH0_CLK_EN | MCTL_CCR_CH1_CLK_EN); in mctl_sys_init()
335 setbits_le32(&mctl_com->ccr, MCTL_CCR_CH0_CLK_EN); in mctl_sys_init()
337 setbits_le32(&mctl_com->ccr, MCTL_CCR_CH1_CLK_EN); in mctl_sys_init()
/u-boot/arch/arm/mach-at91/arm920t/
A Dtimer.c42 writel(AT91_TC_CCR_CLKDIS, &tc->tc[0].ccr); in timer_init()
50 writel(AT91_TC_CCR_SWTRG | AT91_TC_CCR_CLKEN, &tc->tc[0].ccr); in timer_init()
/u-boot/board/ronetix/pm9g45/
A Dpm9g45.c45 csa = readl(&matrix->ccr[6]) | AT91_MATRIX_CSA_EBI_CS3A; in pm9g45_nand_hw_init()
46 writel(csa, &matrix->ccr[6]); in pm9g45_nand_hw_init()
/u-boot/arch/powerpc/lib/
A Dkgdb.c174 *ptr++ = regs->ccr; in kgdb_getregs()
207 case 66: regs->ccr = *ptr; break; in kgdb_putreg()
244 regs->ccr = *ptr++; in kgdb_putregs()
/u-boot/drivers/watchdog/
A Dcdns_wdt.c21 u32 ccr; /* Counter Control Register offset - 0x4 */ member
177 cdns_wdt_writereg(&priv->regs->ccr, data); in cdns_wdt_start()
245 cdns_wdt_writereg(&priv->regs->ccr, data); in cdns_wdt_expire_now()
/u-boot/arch/arm/include/asm/arch-sunxi/
A Drsb.h18 u32 ccr; /* 0x04 */ member
A Ddram_sun4i.h15 u32 ccr; /* 0x00 controller configuration register */ member
A Ddram_sun8i_a33.h20 u32 ccr; /* 0x04 controller configuration register */ member
/u-boot/arch/arm/mach-at91/include/mach/
A Dat91_tc.h10 u32 ccr; /* 0x00 Channel Control Register */ member
/u-boot/arch/arm/include/asm/
A Darmv7m.h32 uint32_t ccr; /* offset 0x14: Config and Control Register */ member
/u-boot/arch/arm/include/asm/arch-lpc32xx/
A Dtimer.h20 u32 ccr; /* Capture Control Register */ member
/u-boot/arch/powerpc/include/asm/
A Dptrace.h34 PPC_REG ccr; member
/u-boot/drivers/mmc/
A Dftsdc010_mci.c146 writel(FTSDC010_CCR_CLK_DIV(div), &regs->ccr); in ftsdc010_clkset()
149 setbits_le32(&regs->ccr, FTSDC010_CCR_CLK_SD); in ftsdc010_clkset()
152 setbits_le32(&regs->ccr, FTSDC010_CCR_CLK_HISPD); in ftsdc010_clkset()
154 clrbits_le32(&regs->ccr, FTSDC010_CCR_CLK_HISPD); in ftsdc010_clkset()
/u-boot/arch/m68k/cpu/mcf5445x/
A Dspeed.c73 bootmod_ccr = (in_be16(&ccm->ccr) & CCM_CCR_BOOTMOD) >> 14; in setup_5441x_clocks()
/u-boot/arch/m68k/include/asm/coldfire/
A Dssi.h22 u32 ccr; member
/u-boot/board/dhelectronics/dh_stm32mp1/
A Dboard.c91 u32 reg, cider, ccr; in dh_stm32_mac_is_in_ks8851() local
116 ccr = readw(reg); in dh_stm32_mac_is_in_ks8851()
117 if (ccr & KS_CCR_EEPROM) in dh_stm32_mac_is_in_ks8851()
/u-boot/include/faraday/
A Dftsdc010.h31 unsigned int ccr; /* 0x38 - clock contorl reg */ member
/u-boot/arch/arm/lib/
A Dasm-offsets.c39 DEFINE(CLKCTL_CCMR, offsetof(struct clkctl, ccr)); in main()
/u-boot/arch/m68k/include/asm/
A Dimmap_520x.h87 u16 ccr; /* 0x00 Chip Cfg */ member
/u-boot/drivers/ata/
A Dfsl_sata.h24 u32 ccr; /* Command completed register */ member

Completed in 65 milliseconds

12