Home
last modified time | relevance | path

Searched refs:ddr_phy_pie (Results 1 – 25 of 44) sorted by relevance

12

/u-boot/board/gateworks/venice/
A Dlpddr4_timing_imx8mn.c413 static struct dram_cfg_param ddr_phy_pie[] = { variable
1437 .ddrphy_pie = ddr_phy_pie,
1438 .ddrphy_pie_num = ARRAY_SIZE(ddr_phy_pie),
1902 .ddrphy_pie = ddr_phy_pie,
1903 .ddrphy_pie_num = ARRAY_SIZE(ddr_phy_pie),
2366 .ddrphy_pie = ddr_phy_pie,
2367 .ddrphy_pie_num = ARRAY_SIZE(ddr_phy_pie),
A Dlpddr4_timing_imx8mm_512mb.c1210 static struct dram_cfg_param ddr_phy_pie[] = { variable
1846 .ddrphy_pie = ddr_phy_pie,
1847 .ddrphy_pie_num = ARRAY_SIZE(ddr_phy_pie),
A Dlpddr4_timing_imx8mp.c733 static struct dram_cfg_param ddr_phy_pie[] = { variable
1843 .ddrphy_pie = ddr_phy_pie,
1844 .ddrphy_pie_num = ARRAY_SIZE(ddr_phy_pie),
/u-boot/board/freescale/imx93_evk/
A Dlpddr4x_timing_ld.c926 struct dram_cfg_param ddr_phy_pie[] = { variable
1493 .ddrphy_pie = ddr_phy_pie,
1494 .ddrphy_pie_num = ARRAY_SIZE(ddr_phy_pie),
/u-boot/board/bsh/imx8mn_smm_s2/
A Dddr3l_timing_256m.c713 struct dram_cfg_param ddr_phy_pie[] = { variable
938 .ddrphy_pie = ddr_phy_pie,
939 .ddrphy_pie_num = ARRAY_SIZE(ddr_phy_pie),
A Dddr3l_timing_512m.c713 struct dram_cfg_param ddr_phy_pie[] = { variable
938 .ddrphy_pie = ddr_phy_pie,
939 .ddrphy_pie_num = ARRAY_SIZE(ddr_phy_pie),
/u-boot/board/variscite/imx8mn_var_som/
A Dddr4_timing.c295 static struct dram_cfg_param ddr_phy_pie[] = { variable
525 .ddrphy_pie = ddr_phy_pie,
526 .ddrphy_pie_num = ARRAY_SIZE(ddr_phy_pie),
/u-boot/board/google/imx8mq_phanbell/
A Dlpddr4_timing_1g.c1111 static struct dram_cfg_param ddr_phy_pie[] = { variable
1728 .ddrphy_pie = ddr_phy_pie,
1729 .ddrphy_pie_num = ARRAY_SIZE(ddr_phy_pie),
/u-boot/board/kontron/sl-mx8mm/
A Dlpddr4_timing.c1095 struct dram_cfg_param ddr_phy_pie[] = { variable
1712 .ddrphy_pie = ddr_phy_pie,
1713 .ddrphy_pie_num = ARRAY_SIZE(ddr_phy_pie),
/u-boot/board/freescale/imx8mn_evk/
A Dddr4_timing.c819 struct dram_cfg_param ddr_phy_pie[] = { variable
1051 .ddrphy_pie = ddr_phy_pie,
1052 .ddrphy_pie_num = ARRAY_SIZE(ddr_phy_pie),
A Dddr4_timing_ld.c821 struct dram_cfg_param ddr_phy_pie[] = { variable
1053 .ddrphy_pie = ddr_phy_pie,
1054 .ddrphy_pie_num = ARRAY_SIZE(ddr_phy_pie),
A Dlpddr4_timing.c982 struct dram_cfg_param ddr_phy_pie[] = { variable
1584 .ddrphy_pie = ddr_phy_pie,
1585 .ddrphy_pie_num = ARRAY_SIZE(ddr_phy_pie),
/u-boot/board/technexion/pico-imx8mq/
A Dlpddr4_timing_1gb.c1113 static struct dram_cfg_param ddr_phy_pie[] = { variable
1730 .ddrphy_pie = ddr_phy_pie,
1731 .ddrphy_pie_num = ARRAY_SIZE(ddr_phy_pie),
A Dlpddr4_timing_2gb.c1113 static struct dram_cfg_param ddr_phy_pie[] = { variable
1730 .ddrphy_pie = ddr_phy_pie,
1731 .ddrphy_pie_num = ARRAY_SIZE(ddr_phy_pie),
A Dlpddr4_timing_3gb.c1113 static struct dram_cfg_param ddr_phy_pie[] = { variable
1730 .ddrphy_pie = ddr_phy_pie,
1731 .ddrphy_pie_num = ARRAY_SIZE(ddr_phy_pie),
A Dlpddr4_timing_4gb.c1113 static struct dram_cfg_param ddr_phy_pie[] = { variable
1730 .ddrphy_pie = ddr_phy_pie,
1731 .ddrphy_pie_num = ARRAY_SIZE(ddr_phy_pie),
/u-boot/board/phytec/phycore_imx8mm/
A Dlpddr4_timing.c1207 static struct dram_cfg_param ddr_phy_pie[] = { variable
1843 .ddrphy_pie = ddr_phy_pie,
1844 .ddrphy_pie_num = ARRAY_SIZE(ddr_phy_pie),
/u-boot/board/compulab/imx8mm-cl-iot-gate/ddr/
A Dlpddr4_timing_01061010.1_2.c1208 static struct dram_cfg_param ddr_phy_pie[] = { variable
1844 .ddrphy_pie = ddr_phy_pie,
1845 .ddrphy_pie_num = ARRAY_SIZE(ddr_phy_pie),
A Dlpddr4_timing_01061010.c1208 static struct dram_cfg_param ddr_phy_pie[] = { variable
1844 .ddrphy_pie = ddr_phy_pie,
1845 .ddrphy_pie_num = ARRAY_SIZE(ddr_phy_pie),
A Dlpddr4_timing_ff000110.c1208 static struct dram_cfg_param ddr_phy_pie[] = { variable
1844 .ddrphy_pie = ddr_phy_pie,
1845 .ddrphy_pie_num = ARRAY_SIZE(ddr_phy_pie),
A Dlpddr4_timing_ff020008.c1208 static struct dram_cfg_param ddr_phy_pie[] = { variable
1844 .ddrphy_pie = ddr_phy_pie,
1845 .ddrphy_pie_num = ARRAY_SIZE(ddr_phy_pie),
/u-boot/board/data_modul/imx8mm_edm_sbc/
A Dlpddr4_timing_2G_32.c1207 static struct dram_cfg_param ddr_phy_pie[] = { variable
1843 .ddrphy_pie = ddr_phy_pie,
1844 .ddrphy_pie_num = ARRAY_SIZE(ddr_phy_pie),
A Dlpddr4_timing_4G_32.c1207 static struct dram_cfg_param ddr_phy_pie[] = { variable
1843 .ddrphy_pie = ddr_phy_pie,
1844 .ddrphy_pie_num = ARRAY_SIZE(ddr_phy_pie),
/u-boot/board/data_modul/imx8mp_edm_sbc/
A Dlpddr4_timing_4G_32.c1221 static struct dram_cfg_param ddr_phy_pie[] = { variable
1846 .ddrphy_pie = ddr_phy_pie,
1847 .ddrphy_pie_num = ARRAY_SIZE(ddr_phy_pie),
/u-boot/board/freescale/imx8mm_evk/
A Dlpddr4_timing.c1209 struct dram_cfg_param ddr_phy_pie[] = { variable
1845 .ddrphy_pie = ddr_phy_pie,
1846 .ddrphy_pie_num = ARRAY_SIZE(ddr_phy_pie),

Completed in 58 milliseconds

12