| /u-boot/drivers/power/regulator/ |
| A D | s2mps11_regulator.c | 48 if (hex < 0) in s2mps11_buck_hex2volt() 83 int hex; in s2mps11_buck_volt2hex() local 108 if (hex >= 0) in s2mps11_buck_volt2hex() 109 return hex; in s2mps11_buck_volt2hex() 156 if (hex < 0) in s2mps11_buck_val() 157 return hex; in s2mps11_buck_val() 160 val |= hex; in s2mps11_buck_val() 363 int hex = 0; in s2mps11_ldo_volt2hex() local 380 if (hex >= 0 && hex <= S2MPS11_LDO_VOLT_MAX_HEX) in s2mps11_ldo_volt2hex() 381 return hex; in s2mps11_ldo_volt2hex() [all …]
|
| A D | max77686.c | 70 int hex = 0; in max77686_buck_volt2hex() local 94 if (hex >= 0 && hex <= hex_max) in max77686_buck_volt2hex() 95 return hex; in max77686_buck_volt2hex() 106 if (hex < 0) in max77686_buck_hex2volt() 139 int hex = 0; in max77686_ldo_volt2hex() local 156 if (hex >= 0 && hex <= MAX77686_LDO_VOLT_MAX_HEX) in max77686_ldo_volt2hex() 157 return hex; in max77686_ldo_volt2hex() 347 if (hex < 0) in max77686_ldo_val() 348 return hex; in max77686_ldo_val() 351 val |= hex; in max77686_ldo_val() [all …]
|
| A D | lp873x_regulator.c | 75 else if (hex > 0x9D) in lp873x_buck_hex2volt() 77 else if (hex > 0x17) in lp873x_buck_hex2volt() 79 else if (hex >= 0x14) in lp873x_buck_hex2volt() 87 unsigned int hex, adr; in lp873x_buck_val() local 113 if (hex < 0) in lp873x_buck_val() 114 return hex; in lp873x_buck_val() 117 ret |= hex; in lp873x_buck_val() 173 if (!hex) in lp873x_ldo_hex2volt() 207 if (hex < 0) in lp873x_ldo_val() 208 return hex; in lp873x_ldo_val() [all …]
|
| A D | palmas_regulator.c | 106 if (hex < 0x7) in palmas_smps_hex2volt() 119 unsigned int hex, adr; in palmas_smps_val() local 151 if (hex < 0) in palmas_smps_val() 152 return hex; in palmas_smps_val() 155 ret |= hex; in palmas_smps_val() 247 if (!hex) in palmas_ldo_hex2volt() 250 return (hex * 50000) + 850000; in palmas_ldo_hex2volt() 255 unsigned int hex, adr; in palmas_ldo_val() local 281 if (hex < 0) in palmas_ldo_val() 282 return hex; in palmas_ldo_val() [all …]
|
| A D | tps65941_regulator.c | 121 unsigned int hex, adr; in tps65941_buck_val() local 166 hex = tps65941_buck_volt2val(*uV); in tps65941_buck_val() 167 if (hex < 0) in tps65941_buck_val() 168 return hex; in tps65941_buck_val() 171 ret = hex; in tps65941_buck_val() 227 unsigned int hex, adr; in tps65941_ldo_val() local 252 hex = tps65941_buck_volt2val(*uV); in tps65941_ldo_val() 253 if (hex < 0) in tps65941_ldo_val() 254 return hex; in tps65941_ldo_val() 257 ret = hex; in tps65941_ldo_val()
|
| /u-boot/board/freescale/ls1012ardb/ |
| A D | Kconfig | 16 hex "PPA Firmware Addr" 21 hex "PPA Firmware HDR Addr" 25 hex "PFE Firmware HDR Addr" 45 hex "length of PFE firmware" 53 hex "PFE DDR base address" 57 hex "PFE DDR base address" 61 hex "PFE DDR base address" 99 hex "length of PFE firmware" 107 hex "PFE DDR base address" 111 hex "PFE DDR base address" [all …]
|
| /u-boot/board/freescale/ls1012afrdm/ |
| A D | Kconfig | 16 hex "Flash address of PFE firmware" 20 hex "length of PFE firmware" 24 hex "PPA Firmware Addr" 41 hex "PFE DDR base address" 45 hex "PFE DDR base address" 49 hex "PFE DDR base address" 73 hex "length of PFE firmware" 77 hex "PPA Firmware Addr" 81 hex "PPA Firmware HDR Addr" 85 hex "PFE Firmware HDR Addr" [all …]
|
| /u-boot/board/freescale/ls1012aqds/ |
| A D | Kconfig | 16 hex "PPA Firmware Addr" 21 hex "PPA Firmware HDR Addr" 25 hex "PFE Firmware HDR Addr" 29 hex "length of PFE Firmware HDR" 47 hex "Flash address of PFE firmware" 51 hex "length of PFE firmware" 59 hex "PFE DDR base address" 63 hex "PFE DDR base address" 67 hex "PFE DDR base address" 71 hex "PFE DDR base address" [all …]
|
| /u-boot/arch/powerpc/cpu/mpc83xx/hid/ |
| A D | Kconfig | 166 hex 171 hex 176 hex 181 hex 186 hex 193 hex 198 hex 203 hex 208 hex 213 hex [all …]
|
| /u-boot/board/synopsys/hsdk/ |
| A D | headerize-hsdk.py | 31 print("unknown ARC ID: " + hex(arc_id)) 109 headerised_image_crc = hex(zlib.crc32(fi.read()) & 0xffffffff) 116 "crc32 " + hex(load_addr) + " " + hex(load_size) + " " + hex(crc_calc_adr) 118 "mw.l " + hex(crc_store_adr) + " " + headerised_image_crc + " && " + \ 120 "cmp.l " + hex(crc_store_adr) + " " + hex(crc_calc_adr) + " 1" 130 "fatload mmc 0:1 " + hex(load_addr) + " " + headerised_filename + " && " + \ 133 "sf protect unlock 0x0 " + hex(errase_size) + " && " + \ 134 "sf erase 0x0 " + hex(errase_size) + " && " + \ 135 "sf write " + hex(load_addr) + " 0x0 " + hex(load_size) + " && " + \ 136 "sf protect lock 0x0 " + hex(errase_size)
|
| /u-boot/board/synopsys/axs10x/ |
| A D | headerize-axs.py | 127 headerised_image_crc = hex(zlib.crc32(fi.read()) & 0xffffffff) 134 "crc32 " + hex(load_addr) + " " + hex(load_size) + " " + hex(crc_calc_adr) 136 "mw.l " + hex(crc_store_adr) + " " + headerised_image_crc + " && " + \ 138 "cmp.l " + hex(crc_store_adr) + " " + hex(crc_calc_adr) + " 1" 158 "fatload mmc 0:1 " + hex(load_addr) + " " + headerised_filename + " && " + \ 161 "sf erase " + hex(spi_flash_offset) + " " + hex(errase_size) + " && " + \ 162 … "sf write " + hex(load_addr) + " " + hex(spi_flash_offset) + " " + hex(load_size) + " && " + \
|
| /u-boot/arch/powerpc/cpu/mpc83xx/sysio/ |
| A D | Kconfig.mpc8308 | 226 hex 232 hex 238 hex 244 hex 249 hex 254 hex 260 hex 266 hex 272 hex 277 hex [all …]
|
| /u-boot/arch/arm/mach-davinci/ |
| A D | Kconfig | 67 hex "PLLC0 Divider 1" 73 hex "PLLC0 Divider 2" 79 hex "PLLC0 Divider 3" 85 hex "PLLC0 Divider 4" 91 hex "PLLC0 Divider 5" 97 hex "PLLC0 Divider 6" 103 hex "PLLC0 Divider 7" 109 hex "PLLC1 PLL Post-Divider" 115 hex "PLLC1 Divider 2" 121 hex "PLLC1 Divider 2" [all …]
|
| /u-boot/arch/x86/cpu/quark/ |
| A D | Kconfig | 64 hex 69 hex 75 hex 79 hex 85 hex 92 hex 99 hex 105 hex 111 hex 118 hex [all …]
|
| /u-boot/arch/powerpc/cpu/mpc8xx/ |
| A D | Kconfig | 63 hex "SMC1 relocation offset" 70 hex "SMC2 relocation offset" 91 hex "SIUMCR register" 96 hex "SYPCR register" if !WDT_MPC8xxx 102 hex "TBSCR register" 107 hex "PISCR register" 115 hex "PLPRCR register" 121 hex "SCCR register" 126 hex "MASK for setting SCCR register" 129 hex "DER register"
|
| /u-boot/board/keymile/ |
| A D | Kconfig | 21 hex "Pseudo RAM" 28 hex "Physical RAM" 36 hex "Reserved RAM" 44 hex "CRAMFS Address" 52 hex "Kernel Load Address" 59 hex "FDT Load Address" 66 hex "PAX IFC Base Address" 73 hex "CLIPS IFC Base Address" 108 hex "IVM I2C Address" 114 hex "IVM Length" [all …]
|
| /u-boot/drivers/ddr/fsl/ |
| A D | Kconfig | 208 hex "Preliminary value for BR0" 212 hex "Preliminary value for OR0" 219 hex "Preliminary value for BR1" 223 hex "Preliminary value for OR1" 230 hex "Preliminary value for BR2" 234 hex "Preliminary value for OR2" 241 hex "Preliminary value for BR3" 245 hex "Preliminary value for OR3" 252 hex "Preliminary value for BR4" 256 hex "Preliminary value for OR4" [all …]
|
| /u-boot/board/kobol/helios4/ |
| A D | Kconfig | 5 hex "Environment Size" 9 hex "Environment offset" 13 hex "Environment Sector-Size"
|
| /u-boot/board/freescale/ls1088a/ |
| A D | Kconfig | 17 hex "PPA Firmware Addr" 23 hex "PPA Firmware HDR Addr" 47 hex "PPA Firmware Addr" 53 hex "PPA Firmware HDR Addr"
|
| /u-boot/common/spl/ |
| A D | Kconfig.nxp | 49 hex "Address to use for global data (gd) in SPL" 53 hex "Address to relocate SPL to" 60 hex "Address of the start of the stack SPL will use after relocation." 71 hex "Address of malloc pool in SPL" 75 hex "Size of malloc pool in SPL" 79 hex "Address to use for global data (gd) in TPL" 83 hex "Address to relocate TPL to" 91 hex "Address of the start of the stack TPL will use after relocation." 104 hex "Address of malloc pool in TPL" 108 hex "Size of malloc pool in TPL" [all …]
|
| /u-boot/arch/powerpc/cpu/mpc83xx/lblaw/ |
| A D | Kconfig | 39 hex 122 hex 127 hex 162 hex 245 hex 250 hex 285 hex 368 hex 373 hex 408 hex [all …]
|
| /u-boot/arch/x86/cpu/qemu/ |
| A D | Kconfig | 20 hex 24 hex 28 hex
|
| /u-boot/arch/powerpc/cpu/mpc83xx/bats/ |
| A D | Kconfig | 12 hex "Base" 95 hex 110 hex 116 hex 123 hex 142 hex 240 hex 255 hex 261 hex 268 hex [all …]
|
| /u-boot/arch/x86/cpu/efi/ |
| A D | Kconfig | 4 hex 8 hex
|
| /u-boot/board/nokia/rx51/ |
| A D | Kconfig | 14 hex 18 hex 22 hex
|