Home
last modified time | relevance | path

Searched refs:nand (Results 1 – 25 of 502) sorted by relevance

12345678910>>...21

/u-boot/drivers/mtd/nand/
A Dcore.c38 if (nand->ops->isbad(nand, pos)) in nanddev_isbad()
53 return nand->ops->isbad(nand, pos); in nanddev_isbad()
73 if (nanddev_isbad(nand, pos)) in nanddev_markbad()
76 ret = nand->ops->markbad(nand, pos); in nanddev_markbad()
89 ret = nanddev_bbt_update(nand); in nanddev_markbad()
136 if (nanddev_isbad(nand, pos) || nanddev_isreserved(nand, pos)) { in nanddev_erase()
148 return nand->ops->erase(nand, pos); in nanddev_erase()
207 if (!nand || !ops) in nanddev_init()
224 nand->ops = ops; in nanddev_init()
236 return nanddev_bbt_init(nand); in nanddev_init()
[all …]
A Dbbt.c28 int nanddev_bbt_init(struct nand_device *nand) in nanddev_bbt_init() argument
31 unsigned int nblocks = nanddev_neraseblocks(nand); in nanddev_bbt_init()
35 nand->bbt.cache = kzalloc(nwords, GFP_KERNEL); in nanddev_bbt_init()
36 if (!nand->bbt.cache) in nanddev_bbt_init()
49 void nanddev_bbt_cleanup(struct nand_device *nand) in nanddev_bbt_cleanup() argument
51 kfree(nand->bbt.cache); in nanddev_bbt_cleanup()
64 int nanddev_bbt_update(struct nand_device *nand) in nanddev_bbt_update() argument
82 unsigned long *pos = nand->bbt.cache + in nanddev_bbt_get_block_status()
87 if (entry >= nanddev_neraseblocks(nand)) in nanddev_bbt_get_block_status()
115 unsigned long *pos = nand->bbt.cache + in nanddev_bbt_set_block_status()
[all …]
/u-boot/include/linux/mtd/
A Dnand.h222 return nand->mtd; in nanddev_to_mtd()
244 return nand->memorg.pagesize; in nanddev_page_size()
256 return nand->memorg.oobsize; in nanddev_per_page_oobsize()
279 return nand->memorg.pagesize * nand->memorg.pages_per_eraseblock; in nanddev_eraseblock_size()
305 nand->memorg.pagesize; in nanddev_target_size()
316 return nand->memorg.ntargets; in nanddev_ntargets()
340 return nanddev_target_size(nand) * nanddev_ntargets(nand); in nanddev_size()
355 return &nand->memorg; in nanddev_get_memorg()
403 mtd_set_of_node(nand->mtd, np); in nanddev_set_of_node()
426 mtd_set_ofnode(nand->mtd, node); in nanddev_set_ofnode()
[all …]
/u-boot/drivers/mtd/nand/raw/
A Dmt7621_nand.c232 struct nand_chip *nand = &nfc->nand; in oob_ecc_ptr() local
289 struct nand_chip *nand = &nfc->nand; in mt7621_ecc_correct_check() local
623 struct nand_chip *nand = &nfc->nand; in mt7621_nfc_calc_ecc_strength() local
651 struct nand_chip *nand = &nfc->nand; in mt7621_nfc_set_spare_per_sector() local
676 struct nand_chip *nand = &nfc->nand; in mt7621_nfc_ecc_init() local
716 struct nand_chip *nand = &nfc->nand; in mt7621_nfc_set_page_format() local
764 struct nand_chip *nand = &nfc->nand; in mt7621_nfc_write_fdm() local
787 struct nand_chip *nand = &nfc->nand; in mt7621_nfc_read_sector_fdm() local
1108 struct nand_chip *nand = &nfc->nand; in mt7621_nfc_init_chip() local
1162 struct nand_chip *nand = &nfc->nand; in mt7621_nfc_spl_init() local
[all …]
A Domap_gpmc.c890 nand->ecc.size = 0; in omap_select_ecc_scheme()
907 nand->ecc.bytes = 3; in omap_select_ecc_scheme()
944 nand->ecc.bytes = 13; in omap_select_ecc_scheme()
985 nand->ecc.bytes = 14; in omap_select_ecc_scheme()
1017 nand->ecc.bytes = 26; in omap_select_ecc_scheme()
1059 struct nand_chip *nand; in omap_nand_switch_ecc() local
1170 nand->chip_delay = 100; in gpmc_nand_init()
1171 nand->ecc.layout = kzalloc(sizeof(*nand->ecc.layout), GFP_KERNEL); in gpmc_nand_init()
1172 if (!nand->ecc.layout) in gpmc_nand_init()
1218 gpmc_nand_init(nand); in gpmc_nand_probe()
[all …]
A Ddavinci_nand.c66 *buf = readb(nand); in nand_davinci_read_buf()
97 *buf = readb(nand); in nand_davinci_read_buf()
111 writeb(*buf, nand); in nand_davinci_write_buf()
142 writeb(*buf, nand); in nand_davinci_write_buf()
751 nand->chip_delay = 0; in davinci_nand_init()
763 nand->ecc.size = 512; in davinci_nand_init()
764 nand->ecc.bytes = 3; in davinci_nand_init()
765 nand->ecc.strength = 1; in davinci_nand_init()
771 nand->ecc.size = 512; in davinci_nand_init()
772 nand->ecc.bytes = 10; in davinci_nand_init()
[all …]
A Dkirkwood_nand.c77 int board_nand_init(struct nand_chip *nand) in board_nand_init() argument
79 nand->options = NAND_COPYBACK | NAND_CACHEPRG | NAND_NO_PADDING; in board_nand_init()
81 nand->options |= NAND_NO_SUBPAGE_WRITE; in board_nand_init()
84 nand->ecc.mode = NAND_ECC_SOFT_BCH; in board_nand_init()
86 nand->ecc.mode = NAND_ECC_SOFT; in board_nand_init()
88 nand->cmd_ctrl = kw_nand_hwcontrol; in board_nand_init()
89 nand->chip_delay = 40; in board_nand_init()
90 nand->select_chip = kw_nand_select_chip; in board_nand_init()
A Dkmeter1_nand.c105 int board_nand_init(struct nand_chip *nand) in board_nand_init() argument
108 nand->ecc.mode = NAND_ECC_SOFT_BCH; in board_nand_init()
110 nand->ecc.mode = NAND_ECC_SOFT; in board_nand_init()
114 nand->cmd_ctrl = kpn_nand_hwcontrol; in board_nand_init()
115 nand->read_byte = kpn_nand_read_byte; in board_nand_init()
116 nand->write_buf = kpn_nand_write_buf; in board_nand_init()
117 nand->read_buf = kpn_nand_read_buf; in board_nand_init()
118 nand->dev_ready = kpn_nand_dev_ready; in board_nand_init()
119 nand->chip_delay = KPN_DEFAULT_CHIP_DELAY; in board_nand_init()
A Dmxs_nand.c813 if (mxs_nand_erased_page(mtd, nand, in mxs_nand_ecc_read_page()
1059 nand->read_buf(mtd, nand->oob_poi, mtd->oobsize); in mxs_nand_ecc_read_oob()
1104 if (nand->waitfunc(mtd, nand) & NAND_STATUS_FAIL) in mxs_nand_ecc_write_oob()
1579 nand->cmd_ctrl = mxs_nand_cmd_ctrl; in mxs_nand_init_spl()
1584 nand->read_buf = mxs_nand_read_buf; in mxs_nand_init_spl()
1588 nand->ecc.mode = NAND_ECC_HW; in mxs_nand_init_spl()
1596 struct nand_chip *nand; in mxs_nand_init_ctrl() local
1599 nand = &nand_info->chip; in mxs_nand_init_ctrl()
1600 mtd = nand_to_mtd(nand); in mxs_nand_init_ctrl()
1621 nand->cmd_ctrl = mxs_nand_cmd_ctrl; in mxs_nand_init_ctrl()
[all …]
A Docteontx_nand.c301 struct nand_chip nand; member
438 return container_of(nand, struct octeontx_nand_chip, nand); in to_otx_nand()
462 layout->eccbytes = nand->ecc.steps * nand->ecc.bytes; in octeontx_nand_calc_ecc_layout()
880 if (!nand) { in ndf_build_pre_cmd()
1010 if (!nand) in ndf_read()
1525 int i = nand->ecc.size + nand->ecc.bytes; in octeontx_nand_bch_correct()
1548 memcpy(data_buffer + nand->ecc.size, read_ecc, nand->ecc.bytes); in octeontx_nand_bch_correct()
1791 nand->ecc_step_ds, nand->ecc_strength_ds); in octeontx_nand_calc_bch_ecc_strength()
1861 nand->ecc_step_ds, nand->ecc_strength_ds); in octeontx_nfc_chip_sizing()
1946 nand = &chip->nand; in octeontx_nfc_chip_init()
[all …]
A Dsunxi_nand.c243 struct nand_chip nand; member
258 return container_of(nand, struct sunxi_nand_chip, nand); in to_sunxi_nand()
446 nand->dev_ready = NULL; in sunxi_nfc_select_chip()
788 if (nand->ecc.size == 512) in sunxi_nfc_hw_ecc_enable()
1376 &chip->nand, in sunxi_nand_chip_init_timings()
1613 struct nand_chip *nand; in sunxi_nand_chip_init() local
1690 nand = &chip->nand; in sunxi_nand_chip_init()
1692 nand->chip_delay = 200; in sunxi_nand_chip_init()
1698 nand->ecc.mode = NAND_ECC_HW; in sunxi_nand_chip_init()
1699 nand->flash_node = np; in sunxi_nand_chip_init()
[all …]
A Datmel_nand.c823 nand->ecc.hwctl = NULL; in atmel_pmecc_nand_init_params()
911 nand->ecc.steps = 1; in atmel_pmecc_nand_init_params()
928 nand->ecc.bytes); in atmel_pmecc_nand_init_params()
941 nand->ecc.postpad = 0; in atmel_pmecc_nand_init_params()
942 nand->ecc.prepad = 0; in atmel_pmecc_nand_init_params()
943 nand->ecc.bytes = 0; in atmel_pmecc_nand_init_params()
1168 nand->ecc.bytes = 4; in atmel_hwecc_nand_init_param()
1207 nand->ecc.bytes = 0; in atmel_hwecc_nand_init_param()
1419 nand->chip_delay = 20; in board_nand_init()
1475 nand->IO_ADDR_R = nand->IO_ADDR_W = (void __iomem *)base_addr; in atmel_nand_chip_init()
[all …]
A Dfsl_elbc_nand.c674 struct nand_chip *nand; in fsl_elbc_chip_init() local
713 nand = &priv->chip; in fsl_elbc_chip_init()
714 mtd = nand_to_mtd(nand); in fsl_elbc_chip_init()
728 nand->waitfunc = fsl_elbc_wait; in fsl_elbc_chip_init()
731 nand->bbt_td = &bbt_main_descr; in fsl_elbc_chip_init()
747 if (nand->ecc.mode == 0 in fsl_elbc_chip_init()
758 nand->ecc.size = 512; in fsl_elbc_chip_init()
759 nand->ecc.bytes = 3; in fsl_elbc_chip_init()
760 nand->ecc.steps = 1; in fsl_elbc_chip_init()
761 nand->ecc.strength = 1; in fsl_elbc_chip_init()
[all …]
/u-boot/drivers/mtd/nand/spi/
A Dcore.c45 if (nand->memorg.planes_per_lun < 2) in spinand_cache_op_adjust_colum()
49 shift = fls(nand->memorg.pagesize); in spinand_cache_op_adjust_colum()
180 nand->memorg.ntargets, in spinand_init_cfg_cache()
501 return nand->eccreq.strength; in spinand_check_ecc_status()
885 nanddev_page_size(nand); in spinand_select_op_variant()
998 nanddev_size(nand) >> 20, nanddev_eraseblock_size(nand) >> 10, in spinand_detect()
999 nanddev_page_size(nand), nanddev_per_page_oobsize(nand)); in spinand_detect()
1121 nanddev_cleanup(nand); in spinand_init()
1136 nanddev_cleanup(nand); in spinand_cleanup()
1164 nand->mtd = mtd; in spinand_probe()
[all …]
/u-boot/drivers/mtd/nand/raw/atmel/
A Dnand-controller.c444 nand->activecs = NULL; in atmel_nand_select_chip()
449 nand->activecs = &nand->cs[cs]; in atmel_nand_select_chip()
479 if (!nand->activecs) { in atmel_hsmc_nand_select_chip()
1514 BIT(nand->cs[i].id), BIT(nand->cs[i].id)); in atmel_smc_nand_init()
1537 list_del(&nand->node); in atmel_nand_controller_remove_nand()
1566 if (!nand) { in atmel_nand_create()
1571 nand->numcs = numcs; in atmel_nand_create()
1583 nand->cs[i].id = val; in atmel_nand_create()
1617 return nand; in atmel_nand_create()
1624 if (nand->controller->ops && nand->controller->ops->attach_chip) in nand_attach()
[all …]
/u-boot/arch/arm/dts/
A Darmada-xp-db-xc3-24g4xg-u-boot.dtsi4 compatible="marvell,armada370-nand-controller";
7 nand-rb = <0>;
8 marvell,nand-keep-config;
9 nand-on-flash-bbt;
10 nand-ecc-strength = <4>;
11 nand-ecc-step-size = <512>;
A Dzynqmp-zc1751-xm017-dc3.dts131 nand@0 {
135 nand-ecc-mode = "soft";
136 nand-ecc-algo = "bch";
137 nand-rb = <0>;
141 nand-on-flash-bbt;
148 label = "nand-linux";
164 label = "nand-misc";
168 nand@1 {
173 nand-ecc-algo = "bch";
174 nand-rb = <0>;
[all …]
A Dns-board.dts32 nand-controller@18028000 {
33 nandcs: nand@0 {
40 * Same as using the bcm5301x-nand-cs0-bch1.dtsi
43 nand-ecc-algo = "bch";
44 nand-ecc-strength = <1>;
45 nand-ecc-step-size = <512>;
/u-boot/drivers/dfu/
A Ddfu_nand.c32 *len = dfu->data.nand.size; in nand_block_op()
37 lim = dfu->data.nand.start + dfu->data.nand.size - start; in nand_block_op()
68 if (dfu->data.nand.ubi) in nand_block_op()
124 *size = dfu->data.nand.size; in dfu_get_medium_size_nand()
152 if (dfu->data.nand.ubi) { in dfu_flush_medium_nand()
175 opts.length = dfu->data.nand.start + in dfu_flush_medium_nand()
191 if (dfu->data.nand.ubi) in dfu_polltimeout_nand()
202 dfu->data.nand.ubi = 0; in dfu_fill_entity_nand()
241 dfu->data.nand.start = pi->offset; in dfu_fill_entity_nand()
242 dfu->data.nand.size = pi->size; in dfu_fill_entity_nand()
[all …]
/u-boot/doc/device-tree-bindings/mtd/
A Dti,gpmc-nand.yaml21 - ti,am64-nand
22 - ti,omap2-nand
36 ti,nand-ecc-opt:
41 ti,nand-xfer-type:
52 nand-bus-width:
74 - ti,nand-ecc-opt
101 nand@0,0 {
102 compatible = "ti,omap2-nand";
107 ti,nand-xfer-type = "prefetch-dma";
108 ti,nand-ecc-opt = "bch16";
[all …]
/u-boot/board/socrates/
A Dnand.c150 int board_nand_init(struct nand_chip *nand) in board_nand_init() argument
152 nand->cmd_ctrl = sc_nand_hwcontrol; in board_nand_init()
153 nand->ecc.mode = NAND_ECC_SOFT; in board_nand_init()
154 nand->dev_ready = sc_nand_device_ready; in board_nand_init()
155 nand->read_byte = sc_nand_read_byte; in board_nand_init()
156 nand->read_word = sc_nand_read_word; in board_nand_init()
157 nand->write_buf = sc_nand_write_buf; in board_nand_init()
158 nand->read_buf = sc_nand_read_buf; in board_nand_init()
/u-boot/doc/device-tree-bindings/nand/
A Dnvidia,tegra20-nand.txt12 - compatible : Should be "manufacturer,device", "nand-flash"
26 nvidia,nand-width : bus width of the NAND device in bits
28 - nvidia,nand-timing : Timing parameters for the NAND. Each is in ns.
42 nand-controller@0x70008000 {
43 compatible = "nvidia,tegra20-nand";
47 nvidia,nand-width = <8>;
49 nand@0 {
51 compatible = "hynix,hy27uf4g2b", "nand-flash";
/u-boot/arch/mips/dts/
A Dci20.dts51 nandc: nand-controller@1 {
52 compatible = "ingenic,jz4780-nand";
66 nand@1 {
69 nand-ecc-step-size = <1024>;
70 nand-ecc-strength = <24>;
71 nand-ecc-mode = "hw";
72 nand-on-flash-bbt;
/u-boot/board/cssi/cmpcpro/
A Dnand.c36 int board_nand_init(struct nand_chip *nand) in board_nand_init() argument
38 nand->chip_delay = 60; in board_nand_init()
39 nand->ecc.mode = NAND_ECC_SOFT; in board_nand_init()
40 nand->cmd_ctrl = nand_hwcontrol; in board_nand_init()
/u-boot/configs/
A Dsocfpga_secu1_defconfig23 CONFIG_BUILD_TARGET="u-boot-with-nand-spl.sfp"
63 CONFIG_MTDIDS_DEFAULT="nand0=denali-nand"
64 …s=denali-nand:512k(nand.4spl),512k(nand.uboot),128k(nand.env1),128k(nand.env2),0x1000000(nand.rec)…

Completed in 77 milliseconds

12345678910>>...21