Home
last modified time | relevance | path

Searched refs:pcc_clock_div_config (Results 1 – 6 of 6) sorted by relevance

/u-boot/arch/arm/mach-imx/mx7ulp/
A Dclock.c156 pcc_clock_div_config(PER_CLK_USDHC0, false, 1); in init_clk_usdhc()
165 pcc_clock_div_config(PER_CLK_USDHC1, false, 1); in init_clk_usdhc()
A Dpcc.c161 int pcc_clock_div_config(enum pcc_clk clk, bool frac, u8 div) in pcc_clock_div_config() function
/u-boot/arch/arm/mach-imx/imx8ulp/
A Dclock.c78 pcc_clock_div_config(4, FLEXSPI2_PCC4_SLOT, false, 8); in init_clk_fspi()
383 pcc_clock_div_config(5, DSI_PCC5_SLOT, 0, 6); in enable_mipi_dsi_clk()
469 pcc_clock_div_config(5, DCNANO_PCC5_SLOT, best_frac, best_pcd + 1); in mxs_set_lcdclk()
A Dpcc.c380 int pcc_clock_div_config(int pcc_controller, int pcc_clk_slot, bool frac, u8 div) in pcc_clock_div_config() function
/u-boot/arch/arm/include/asm/arch-imx8ulp/
A Dpcc.h201 int pcc_clock_div_config(int pcc_controller, int pcc_clk_slot, bool frac, u8 div);
/u-boot/arch/arm/include/asm/arch-mx7ulp/
A Dpcc.h367 int pcc_clock_div_config(enum pcc_clk clk, bool frac, u8 div);

Completed in 13 milliseconds