Home
last modified time | relevance | path

Searched refs:post_code (Results 1 – 25 of 30) sorted by relevance

12

/u-boot/arch/x86/cpu/intel_common/
A Dcar.S43 post_code(POST_CAR_START)
58 post_code(POST_CAR_SIPI)
72 post_code(POST_CAR_MTRR)
79 post_code(POST_CAR_UNCACHEABLE)
86 post_code(POST_CAR_BASE_ADDRESS)
93 post_code(POST_CAR_MASK)
127 post_code(POST_CAR_FILL)
146 post_code(POST_CAR_ROM_CACHE)
159 post_code(POST_CAR_MRC_CACHE)
165 post_code(POST_CAR_CPU_CACHE)
A Dcar2.S21 post_code(POST_CAR_START)
40 post_code(POST_CAR_SIPI)
53 post_code(POST_CAR_MTRR)
71 post_code(POST_CAR_UNCACHEABLE)
99 post_code(POST_CAR_BASE_ADDRESS)
149 post_code(POST_CAR_FILL)
A Dmrc.c209 post_code(POST_PRE_MRC); in sdram_initialise()
222 post_code(POST_MRC); in sdram_initialise()
264 post_code(POST_DRAM); in mrc_common_init()
/u-boot/arch/x86/lib/fsp1/
A Dfsp_car.S18 post_code(POST_BIST_FAILURE)
22 post_code(POST_CAR_START)
47 post_code(POST_CAR_CPU_CACHE)
80 post_code(POST_CAR_FAILURE)
A Dfsp_support.c76 post_code(POST_MRC); in fsp_continue()
138 post_code(POST_PRE_MRC); in fsp_init()
A Dfsp_common.c68 post_code(POST_RESUME_FAILURE); in arch_fsp_init()
/u-boot/arch/x86/cpu/ivybridge/
A Dcpu.c52 post_code(POST_CPU_INIT); in arch_cpu_init()
63 post_code(0x70); in ivybridge_cpu_init()
65 post_code(0x71); in ivybridge_cpu_init()
68 post_code(0x72); in ivybridge_cpu_init()
171 post_code(POST_EARLY_INIT); in checkcpu()
200 post_code(POST_CPU_INFO); in print_cpuinfo()
A Divybridge.c13 post_code(POST_CPU_INIT); in arch_cpu_init()
/u-boot/arch/x86/cpu/qemu/
A Dcar.S14 post_code(POST_CAR_START)
24 post_code(POST_CAR_CPU_CACHE)
A Dqemu.c103 post_code(POST_CPU_INIT); in arch_cpu_init()
115 post_code(POST_CPU_INFO); in print_cpuinfo()
A Ddram.c45 post_code(POST_DRAM); in dram_init()
/u-boot/arch/x86/include/asm/
A Dpost.h42 #define post_code(value) \ macro
48 static inline void post_code(int code) in post_code() function
/u-boot/arch/x86/cpu/braswell/
A Dbraswell.c13 post_code(POST_CPU_INIT); in arch_cpu_init()
/u-boot/arch/x86/cpu/quark/
A Dcar.S14 post_code(POST_CAR_START)
39 post_code(POST_CAR_CPU_CACHE)
A Dmrc.c170 uint8_t major = init[i].post_code >> 8 & 0xff; in mrc_mem_init()
171 uint8_t minor = init[i].post_code >> 0 & 0xff; in mrc_mem_init()
A Dquark.c220 post_code(POST_CPU_INIT); in arch_cpu_init()
275 post_code(POST_CPU_INFO); in print_cpuinfo()
/u-boot/arch/x86/cpu/baytrail/
A Dvalleyview.c24 post_code(POST_CPU_INIT); in arch_cpu_init()
/u-boot/arch/x86/cpu/
A Dstart.S101 post_code(POST_START)
173 post_code(POST_START_DONE)
A Dlapic.c158 post_code(POST_LAPIC); in lapic_setup()
/u-boot/arch/x86/lib/
A Dacpi_s3.c43 post_code(POST_OS_RESUME); in acpi_resume()
A Dramtest.c74 post_code(POST_RAM_FAILURE); in quick_ram_check()
/u-boot/arch/x86/lib/fsp/
A Dfsp_common.c32 post_code(POST_CPU_INFO); in print_cpuinfo()
/u-boot/arch/x86/cpu/broadwell/
A Dcpu.c68 post_code(POST_CPU_INIT); in arch_cpu_init()
/u-boot/arch/x86/cpu/queensbay/
A Dtnc.c95 post_code(POST_CPU_INIT); in arch_cpu_init()
/u-boot/arch/x86/include/asm/arch-quark/
A Dmrc.h165 uint16_t post_code; member

Completed in 36 milliseconds

12