Searched refs:reg_ctrl (Results 1 – 5 of 5) sorted by relevance
| /u-boot/drivers/spi/ |
| A D | mxc_spi.c | 217 s32 reg_ctrl, reg_config; in spi_cfg_mxc() local
229 reg_ctrl = MXC_CSPICTRL_MODE_MASK; in spi_cfg_mxc()
230 reg_write(®s->ctrl, reg_ctrl); in spi_cfg_mxc()
231 reg_ctrl |= MXC_CSPICTRL_EN; in spi_cfg_mxc()
232 reg_write(®s->ctrl, reg_ctrl); in spi_cfg_mxc()
252 reg_ctrl = (reg_ctrl & ~MXC_CSPICTRL_SELCHAN(3)) | in spi_cfg_mxc()
254 reg_ctrl = (reg_ctrl & ~MXC_CSPICTRL_PREDIV(0x0F)) | in spi_cfg_mxc()
256 reg_ctrl = (reg_ctrl & ~MXC_CSPICTRL_POSTDIV(0x0F)) | in spi_cfg_mxc()
285 debug("reg_ctrl = 0x%x\n", reg_ctrl); in spi_cfg_mxc()
286 reg_write(®s->ctrl, reg_ctrl); in spi_cfg_mxc()
[all …]
|
| /u-boot/arch/arm/include/asm/arch-sunxi/ |
| A D | display.h | 139 u32 reg_ctrl; /* 0x870 */ member
|
| /u-boot/arch/arm/mach-imx/mx6/ |
| A D | ddr.c | 63 static void modify_dg_result(u32 *reg_st0, u32 *reg_st1, u32 *reg_ctrl) in modify_dg_result() argument
72 val_ctrl = readl(reg_ctrl); in modify_dg_result()
87 writel(val_ctrl, reg_ctrl); in modify_dg_result()
|
| /u-boot/drivers/net/ |
| A D | e1000.c | 1712 uint32_t reg_ctrl, reg_ctrl_ext; in e1000_initialize_hardware_bits() local
1762 reg_ctrl = E1000_READ_REG(hw, CTRL); in e1000_initialize_hardware_bits()
1763 reg_ctrl &= ~(1 << 29); in e1000_initialize_hardware_bits()
1766 E1000_WRITE_REG(hw, CTRL, reg_ctrl); in e1000_initialize_hardware_bits()
|
| /u-boot/drivers/video/sunxi/ |
| A D | sunxi_display.c | 529 setbits_le32(&de_be->reg_ctrl, SUNXI_DE_BE_REG_CTRL_LOAD_REGS); in sunxi_composer_enable()
|
Completed in 33 milliseconds