Home
last modified time | relevance | path

Searched refs:rgc (Results 1 – 1 of 1) sorted by relevance

/u-boot/arch/mips/mach-mtmips/mt7628/
A Dddr.c80 setbits_32(rgc + RGCTL_PMU_G0_REG, PMU_CFG_EN); in mt7628_ddr_pad_ldo_config()
87 setbits_32(rgc + RGCTL_PMU_G3_REG, NI_DDRLDO_EN); in mt7628_ddr_pad_ldo_config()
92 setbits_32(rgc + RGCTL_PMU_G1_REG, RG_BUCK_FPWM); in mt7628_ddr_pad_ldo_config()
94 ck_pad1 = readl(rgc + RGCTL_DDR_PAD_CK_G1_REG); in mt7628_ddr_pad_ldo_config()
95 cmd_pad1 = readl(rgc + RGCTL_DDR_PAD_CMD_G1_REG); in mt7628_ddr_pad_ldo_config()
96 dq_pad0 = readl(rgc + RGCTL_DDR_PAD_DQ_G0_REG); in mt7628_ddr_pad_ldo_config()
97 dq_pad1 = readl(rgc + RGCTL_DDR_PAD_DQ_G1_REG); in mt7628_ddr_pad_ldo_config()
98 dqs_pad0 = readl(rgc + RGCTL_DDR_PAD_DQS_G0_REG); in mt7628_ddr_pad_ldo_config()
123 writel(ck_pad1, rgc + RGCTL_DDR_PAD_CK_G1_REG); in mt7628_ddr_pad_ldo_config()
125 writel(dq_pad0, rgc + RGCTL_DDR_PAD_DQ_G0_REG); in mt7628_ddr_pad_ldo_config()
[all …]

Completed in 3 milliseconds