Home
last modified time | relevance | path

Searched refs:sdram_interval (Results 1 – 17 of 17) sorted by relevance

/u-boot/board/socrates/
A Dsdram.c43 ddr->sdram_interval = CFG_SYS_DDR_INTERVAL; in fixed_sdram()
/u-boot/board/gdsys/mpc8308/
A Dsdram.c62 out_be32(&im->ddr.sdram_interval, CFG_SYS_DDR_INTERVAL); in fixed_sdram()
/u-boot/drivers/ddr/fsl/
A Dmpc85xx_ddr_gen1.c50 out_be32(&ddr->sdram_interval, regs->ddr_sdram_interval); in fsl_ddr_set_memctl_regs()
A Dmpc85xx_ddr_gen2.c75 out_be32(&ddr->sdram_interval, regs->ddr_sdram_interval); in fsl_ddr_set_memctl_regs()
A Dmpc85xx_ddr_gen3.c138 out_be32(&ddr->sdram_interval, regs->ddr_sdram_interval); in fsl_ddr_set_memctl_regs()
224 out_be32(&ddr->sdram_interval, regs->ddr_sdram_interval & 0xffff); in fsl_ddr_set_memctl_regs()
346 out_be32(&ddr->sdram_interval, regs->ddr_sdram_interval); in fsl_ddr_set_memctl_regs()
A Dfsl_ddr_gen4.c203 ddr_out32(&ddr->sdram_interval, in fsl_ddr_set_memctl_regs()
206 ddr_out32(&ddr->sdram_interval, regs->ddr_sdram_interval); in fsl_ddr_set_memctl_regs()
554 ddr_out32(&ddr->sdram_interval, regs->ddr_sdram_interval); in fsl_ddr_set_memctl_regs()
A Darm_ddr_gen3.c106 ddr_out32(&ddr->sdram_interval, regs->ddr_sdram_interval); in fsl_ddr_set_memctl_regs()
/u-boot/board/freescale/ls1021aiot/
A Dls1021aiot.c75 out_be32(&ddr->sdram_interval, DDR_SDRAM_INTERVAL); in ddrmc_init()
/u-boot/drivers/ram/
A Dmpc83xx_sdram.c356 u32 sdram_interval; in mpc83xx_sdram_probe() local
1044 sdram_interval = refresh_interval << SDRAM_INTERVAL_REFINT_SHIFT | in mpc83xx_sdram_probe()
1047 out_be32(&im->ddr.sdram_interval, sdram_interval); in mpc83xx_sdram_probe()
/u-boot/board/freescale/ls1021atsn/
A Dls1021atsn.c66 out_be32(&ddr->sdram_interval, DDR_SDRAM_INTERVAL); in ddrmc_init()
/u-boot/board/freescale/mpc837xerdb/
A Dmpc837xerdb.c124 im->ddr.sdram_interval = CFG_SYS_DDR_INTERVAL; in fixed_sdram()
/u-boot/include/
A Dfsl_immap.h42 u32 sdram_interval; /* SDRAM Interval Configuration */ member
/u-boot/board/keymile/km83xx/
A Dkm83xx.c224 out_be32(&im->ddr.sdram_interval, CFG_SYS_DDR_INTERVAL); in fixed_sdram()
/u-boot/arch/powerpc/cpu/mpc83xx/
A Dspd_sdram.c748 ddr->sdram_interval = ((refresh_clk & 0x3fff) << 16) | 0x100; in spd_sdram()
749 debug("DDR:sdram_interval=0x%08x\n", ddr->sdram_interval); in spd_sdram()
/u-boot/board/cssi/cmpcpro/
A Dcmpcpro.c317 out_be32(&im->ddr.sdram_interval, CFG_SYS_DDR_INTERVAL); in dram_init()
/u-boot/board/freescale/ls1021atwr/
A Dls1021atwr.c181 out_be32(&ddr->sdram_interval, DDR_SDRAM_INTERVAL); in ddrmc_init()
/u-boot/arch/powerpc/include/asm/
A Dimmap_83xx.h296 u32 sdram_interval; /* SDRAM Interval Configuration */ member

Completed in 40 milliseconds