Searched refs:timing_cfg_3 (Results 1 – 21 of 21) sorted by relevance
| /u-boot/drivers/ddr/fsl/ |
| A D | mpc85xx_ddr_gen2.c | 67 out_be32(&ddr->timing_cfg_3, regs->timing_cfg_3); in fsl_ddr_set_memctl_regs()
|
| A D | arm_ddr_gen3.c | 93 ddr_out32(&ddr->timing_cfg_3, regs->timing_cfg_3); in fsl_ddr_set_memctl_regs()
|
| A D | util.c | 248 cas_lat += ((ddr_in32(&ddr->timing_cfg_3) >> 12) & 3) << 4; in print_ddr_info()
|
| A D | mpc85xx_ddr_gen3.c | 125 out_be32(&ddr->timing_cfg_3, regs->timing_cfg_3); in fsl_ddr_set_memctl_regs()
|
| A D | fsl_ddr_gen4.c | 169 ddr_out32(&ddr->timing_cfg_3, regs->timing_cfg_3); in fsl_ddr_set_memctl_regs()
|
| A D | ctrl_regs.c | 493 ddr->timing_cfg_3 = (0 in set_timing_cfg_3()
503 debug("FSLDDR: timing_cfg_3 = 0x%08x\n", ddr->timing_cfg_3); in set_timing_cfg_3()
|
| A D | interactive.c | 632 CFG_REGS(timing_cfg_3), in print_fsl_memctl_config_regs()
723 CFG_REGS(timing_cfg_3), in fsl_ddr_regs_edit()
|
| /u-boot/board/freescale/ls1043ardb/ |
| A D | ddr.h | 59 .timing_cfg_3 = 0x010C1000,
|
| /u-boot/board/kontron/sl28/ |
| A D | ddr.c | 28 .timing_cfg_3 = 0x010c1000,
|
| /u-boot/board/gdsys/mpc8308/ |
| A D | sdram.c | 52 out_be32(&im->ddr.timing_cfg_3, CFG_SYS_DDR_TIMING_3); in fixed_sdram()
|
| /u-boot/board/freescale/ls1021aiot/ |
| A D | ls1021aiot.c | 65 out_be32(&ddr->timing_cfg_3, DDR_TIMING_CFG_3); in ddrmc_init()
|
| /u-boot/board/freescale/ls1021atsn/ |
| A D | ls1021atsn.c | 42 out_be32(&ddr->timing_cfg_3, DDR_TIMING_CFG_3); in ddrmc_init()
|
| /u-boot/board/freescale/mpc837xerdb/ |
| A D | mpc837xerdb.c | 119 im->ddr.timing_cfg_3 = CFG_SYS_DDR_TIMING_3; in fixed_sdram()
|
| /u-boot/include/ |
| A D | fsl_immap.h | 33 u32 timing_cfg_3; /* SDRAM Timing Configuration 3 */ member
|
| A D | fsl_ddr_sdram.h | 248 unsigned int timing_cfg_3; member
|
| /u-boot/board/freescale/p1_p2_rdb_pc/ |
| A D | ddr.c | 220 .timing_cfg_3 = CFG_SYS_DDR_TIMING_3, in fixed_sdram()
|
| /u-boot/board/keymile/km83xx/ |
| A D | km83xx.c | 219 out_be32(&im->ddr.timing_cfg_3, CFG_SYS_DDR_TIMING_3); in fixed_sdram()
|
| /u-boot/board/cssi/cmpcpro/ |
| A D | cmpcpro.c | 312 out_be32(&im->ddr.timing_cfg_3, CFG_SYS_DDR_TIMING_3); in dram_init()
|
| /u-boot/board/freescale/ls1021atwr/ |
| A D | ls1021atwr.c | 157 out_be32(&ddr->timing_cfg_3, DDR_TIMING_CFG_3); in ddrmc_init()
|
| /u-boot/arch/powerpc/include/asm/ |
| A D | immap_83xx.h | 287 u32 timing_cfg_3; /* SDRAM Timing Configuration 3 */ member
|
| /u-boot/drivers/ram/ |
| A D | mpc83xx_sdram.c | 524 out_be32(&im->ddr.timing_cfg_3, ext_refresh_rec_mask); in mpc83xx_sdram_probe()
|
Completed in 70 milliseconds