Home
last modified time | relevance | path

Searched refs:trp (Results 1 – 25 of 40) sorted by relevance

12

/u-boot/arch/arm/mach-sunxi/dram_timings/
A Dh6_ddr3_1333.c58 u8 trp = ns_to_t(15); /* JEDEC: >= 13.75 ns */ in mctl_set_timing_params() local
91 if (tcl + 1 >= trtp + trp) in mctl_set_timing_params()
92 trtp = tcl + 2 - trp; in mctl_set_timing_params()
105 writel((trcd << 24) | (tccd << 16) | (trrd << 8) | trp, in mctl_set_timing_params()
123 writel((trrd << 25) | (tras << 17) | (trp << 9) | (trtp << 1), in mctl_set_timing_params()
A Dh6_lpddr3.c37 u8 trp = ns_to_t(18); in mctl_set_timing_params() local
93 writel((trcd << 24) | (tccd << 16) | (trrd << 8) | trp, in mctl_set_timing_params()
111 writel((trrd << 25) | (tras << 17) | (trp << 9) | (trtp << 1), in mctl_set_timing_params()
A Dddr2_v3s.c19 u8 trp = ns_to_t(15); in mctl_set_timing_params() local
65 DRAMTMG4_TRP(trp), &mctl_ctl->dramtmg[4]); in mctl_set_timing_params()
A Dddr3_1333.c19 u8 trp = ns_to_t(15); in mctl_set_timing_params() local
68 DRAMTMG4_TRP(trp), &mctl_ctl->dramtmg[4]); in mctl_set_timing_params()
A Dlpddr3_stock.c19 u8 trp = max(ns_to_t(27), 2); in mctl_set_timing_params() local
64 DRAMTMG4_TRP(trp), &mctl_ctl->dramtmg[4]); in mctl_set_timing_params()
A Dh616_ddr3_1333.c30 u8 trp = ns_to_t(15); /* JEDEC: >= 13.75 ns */ in mctl_set_timing_params() local
75 writel((trcd << 24) | (tccd << 16) | (trrd << 8) | trp, in mctl_set_timing_params()
/u-boot/board/work-microwave/work_92105/
A Dwork_92105_spl.c23 .trp = 52631578,
43 .trp = 52631578,
/u-boot/board/timll/devkit3250/
A Ddevkit3250_spl.c30 .trp = 83333333,
/u-boot/include/
A Dspd.h42 unsigned char trp; /* 27 Min Row Precharge Time (tRP)*/ member
A Dddr_spd.h42 unsigned char trp; /* 27 Min Row Precharge Time (tRP)*/ member
104 unsigned char trp; /* 27 Min Row Precharge Time (tRP)*/ member
/u-boot/arch/m68k/include/asm/coldfire/
A Data.h32 u8 trp; /* 0x0F */ member
/u-boot/arch/arm/dts/
A Drk3288-veyron-u-boot.dtsi24 rockchip,trp = <10>;
/u-boot/arch/arm/include/asm/arch-rockchip/
A Dsdram_rk3288.h45 u32 trp; member
A Dsdram_rk3036.h46 u32 trp; member
243 u32 trp; member
A Dsdram_rk322x.h79 u32 trp; member
205 u32 trp; member
/u-boot/arch/arm/include/asm/arch-vf610/
A Dddrmc-vf610.h26 u8 trp; member
/u-boot/drivers/ram/
A Dstm32_sdram.c131 u8 trp; member
204 | timing->trp << FMC_SDTR_TRP_SHIFT in stm32_sdram_init()
214 | timing->trp << FMC_SDTR_TRP_SHIFT in stm32_sdram_init()
/u-boot/arch/arm/mach-lpc32xx/
A Ddram.c42 writel((ck / dram->trp) & 0x0000000F, &emc->t_rp); in ddr_init()
/u-boot/arch/arm/include/asm/arch-lpc32xx/
A Demc.h84 u32 trp; member
/u-boot/doc/device-tree-bindings/clock/
A Drockchip,rk3288-dmc.txt51 rockchip,trp: tRP,AC timing parameters from the memory data-sheet
61 trp
143 rockchip,trp = <10>;
/u-boot/board/phytec/pcm052/
A Dpcm052.c106 .trp = 6, in dram_init()
161 .trp = 6, in dram_init()
/u-boot/arch/arm/mach-sunxi/
A Ddram_sun8i_a83t.c103 u8 trp = ns_to_t(15); in auto_set_timing_para() local
154 trp = max(ns_to_t(27), 2); in auto_set_timing_para()
180 reg_val = (trcd << 24) | (tccd << 16) | (trrd << 8) | (trp << 0); in auto_set_timing_para()
A Ddram_sun8i_a33.c103 u8 trp = ns_to_t(15); in auto_set_timing_para() local
148 reg_val = (trcd << 24) | (tccd << 16) | (trrd << 8) | (trp << 0); in auto_set_timing_para()
/u-boot/arch/arm/include/asm/arch-omap3/
A Dmem.h66 #define ACTIM_CTRLA(trfc, trc, tras, trp, trcd, trrd, tdpl, tdal) \ argument
70 ACTIM_CTRLA_TRP(trp) | \
/u-boot/arch/arm/mach-imx/mx6/
A Dddr.c1287 u16 trcd, trc, tras, twr, tmrd, trtp, trp, twtr, trfc, txs, txpr; in mx6_ddr3_cfg() local
1393 trp = DIV_ROUND_UP(ddr3_cfg->trcd, clkper / 10) - 1; in mx6_ddr3_cfg()
1395 trcd = trp; in mx6_ddr3_cfg()
1418 debug("trp=%d\n", trp); in mx6_ddr3_cfg()
1499 mmdc0->mdcfg1 = (trcd << 29) | (trp << 26) | (trc << 21) | in mx6_ddr3_cfg()
1615 ((tcwl + twr + trp + trcd) in mx6_ddr3_cfg()
1617 ((trtp + trp + trcd - 4) in mx6_ddr3_cfg()

Completed in 39 milliseconds

12