Home
last modified time | relevance | path

Searched refs:val1 (Results 1 – 22 of 22) sorted by relevance

/u-boot/arch/mips/mach-mscc/
A Dgpio.c13 u32 val0, val1; in mscc_gpio_set_alternate() local
16 val1 = readl(BASE_DEVCPU_GCB + GPIO_ALT(1)); in mscc_gpio_set_alternate()
20 val1 &= ~mask; in mscc_gpio_set_alternate()
23 val1 |= mask; in mscc_gpio_set_alternate()
26 val1 |= mask; in mscc_gpio_set_alternate()
29 val1 &= ~mask; in mscc_gpio_set_alternate()
33 writel(val1, BASE_DEVCPU_GCB + GPIO_ALT(1)); in mscc_gpio_set_alternate()
/u-boot/board/mscc/jr2/
A Djr2.c39 u32 val0, val1; in vcoreiii_gpio_set_alternate() local
53 val1 = readl(reg1); in vcoreiii_gpio_set_alternate()
56 writel(val1 & ~mask, reg1); in vcoreiii_gpio_set_alternate()
59 writel(val1 | mask, reg1); in vcoreiii_gpio_set_alternate()
62 writel(val1 | mask, reg1); in vcoreiii_gpio_set_alternate()
65 writel(val1 & ~mask, reg1); in vcoreiii_gpio_set_alternate()
/u-boot/drivers/net/octeontx2/
A Drvu.h73 static inline void st128(void *dest, u64 val0, u64 val1) in st128() argument
76 : [x0]"r"(val0), [x1]"r"(val1), [pm]"r"(dest) in st128()
87 static inline void ld128(const u64 *src, u64 *val0, u64 *val1) in ld128() argument
90 : [x0]"r"(*val0), [x1]"r"(*val1), [pm]"r"(src)); in ld128()
/u-boot/drivers/spi/
A Duniphier_spi.c305 u32 val1, val2; in uniphier_spi_set_mode() local
319 val1 = readl(priv->base + SSI_CKS); in uniphier_spi_set_mode()
325 val1 |= SSI_CKS_CKPHS | SSI_CKS_CKDLY; in uniphier_spi_set_mode()
326 val1 &= ~SSI_CKS_CKINIT; in uniphier_spi_set_mode()
336 val1 |= SSI_CKS_CKINIT | SSI_CKS_CKDLY; in uniphier_spi_set_mode()
337 val1 &= ~SSI_CKS_CKPHS; in uniphier_spi_set_mode()
342 val1 |= SSI_CKS_CKPHS | SSI_CKS_CKINIT; in uniphier_spi_set_mode()
343 val1 &= ~SSI_CKS_CKDLY; in uniphier_spi_set_mode()
348 writel(val1, priv->base + SSI_CKS); in uniphier_spi_set_mode()
352 val1 = readl(priv->base + SSI_TXWDS); in uniphier_spi_set_mode()
[all …]
/u-boot/test/dm/
A Dtag.c41 ulong val1 = 0x12345678, val2 = 0; in dm_test_tag_val() local
43 ut_assertok(dev_tag_set_val(uts->root, DM_TAG_EFI, val1)); in dm_test_tag_val()
47 ut_asserteq_64(val1, val2); in dm_test_tag_val()
A Dregmap.c142 u32 val1; in dm_test_regmap_getset() member
/u-boot/drivers/ram/octeon/
A Ddimm_spd_eeprom.c200 int val0, val1; in validate_dimm() local
216 val1 = read_spd(dimm_config, dimm_index, in validate_dimm()
218 if (val0 < 0 && val1 < 0) { in validate_dimm()
224 if (val0 == 0xff && val1 == 0xff) { in validate_dimm()
242 val1 = read_spd(dimm_config, dimm_index, in validate_dimm()
244 if (val0 < 0 && val1 < 0) { in validate_dimm()
250 if (val0 == 0xff && val1 == 0xff) { in validate_dimm()
/u-boot/cmd/ti/
A Dddr3.c195 u32 val1, val2, val3; in ddr_memory_ecc_err() local
205 val1 = readl(addr); in ddr_memory_ecc_err()
206 val2 = val1 ^ ecc_err; in ddr_memory_ecc_err()
219 addr, val1, val2, ecc_err, val3); in ddr_memory_ecc_err()
223 val1 = readl(addr); in ddr_memory_ecc_err()
224 printf("\tECC test: addr 0x%x, read data 0x%x\n", addr, val1); in ddr_memory_ecc_err()
/u-boot/arch/arm/mach-omap2/
A Dmem-common.c48 u32 val1, val2, addr; in mem_ok() local
56 val1 = readl(addr + 0x400); /* get pos A value */ in mem_ok()
60 if ((val1 != 0) || (val2 != pattern)) /* see if pos A val changed */ in mem_ok()
/u-boot/arch/arm/mach-sunxi/
A Ddram_sun50i_h616.c426 val1 = readl(&ptr1[i]); in mctl_phy_read_training()
428 if (val1 - val2 <= 6) in mctl_phy_read_training()
434 val1 = readl(&ptr1[i]); in mctl_phy_read_training()
436 if (val1 - val2 <= 6) in mctl_phy_read_training()
446 if (val1 - val2 <= 6) in mctl_phy_read_training()
455 if (val1 - val2 <= 6) in mctl_phy_read_training()
516 val1 = readl(&ptr1[i]); in mctl_phy_write_training()
518 if (val1 - val2 <= 6) in mctl_phy_write_training()
526 if (val1 - val2 <= 6) in mctl_phy_write_training()
536 if (val1 - val2 <= 6) in mctl_phy_write_training()
[all …]
A Ddram_suniv.c259 u32 val1 = 0; in dram_get_dram_size() local
273 val1 = *((u8 *)(CFG_SYS_SDRAM_BASE + 0x200 + i)); in dram_get_dram_size()
274 if (val1 == 0x22) in dram_get_dram_size()
297 val1 = *((u8 *)(addr1 + i)); in dram_get_dram_size()
298 if (val1 == 0x44) in dram_get_dram_size()
/u-boot/arch/arm/mach-imx/mx7/
A Dpsci-mx7.c328 u32 val1, val2, val3; in imx_gpcv2_set_lpm_mode() local
330 val1 = readl(GPC_IPS_BASE_ADDR + GPC_LPCR_A7_BSC); in imx_gpcv2_set_lpm_mode()
334 val1 &= ~(BM_LPCR_A7_BSC_LPM0 | BM_LPCR_A7_BSC_LPM1); in imx_gpcv2_set_lpm_mode()
335 val1 |= BM_LPCR_A7_BSC_CPU_CLK_ON_LPM; in imx_gpcv2_set_lpm_mode()
358 val1 |= A7_LPM_WAIT << BP_LPCR_A7_BSC_LPM0; in imx_gpcv2_set_lpm_mode()
359 val1 &= ~BM_LPCR_A7_BSC_CPU_CLK_ON_LPM; in imx_gpcv2_set_lpm_mode()
365 val1 |= A7_LPM_STOP << BP_LPCR_A7_BSC_LPM0; in imx_gpcv2_set_lpm_mode()
366 val1 &= ~BM_LPCR_A7_BSC_CPU_CLK_ON_LPM; in imx_gpcv2_set_lpm_mode()
378 writel(val1, GPC_IPS_BASE_ADDR + GPC_LPCR_A7_BSC); in imx_gpcv2_set_lpm_mode()
/u-boot/arch/x86/include/asm/
A Dmsr.h112 #define rdmsr(msr, val1, val2) \ argument
115 (void)((val1) = (u32)__val); \
252 #define write_tsc(val1, val2) wrmsr(MSR_IA32_TSC, (val1), (val2)) argument
/u-boot/tools/binman/test/
A Dblob_syms.c13 unsigned long val1 = 123; variable
/u-boot/board/solidrun/mx6cuboxi/
A Dmx6cuboxi.c325 int val1, val2, val3; in board_type() local
352 val1 = gpio_get_value(IMX_GPIO_NR(4, 9)); in board_type()
354 if (val1 == 0) { in board_type()
363 int val1, val2; in is_rev_15_som() local
366 val1 = gpio_get_value(IMX_GPIO_NR(6, 0)); in is_rev_15_som()
369 if (val1 == 1 && val2 == 0) in is_rev_15_som()
/u-boot/fs/ubifs/
A Dlprops.c58 int val1, val2, hpos; in move_up_lpt_heap() local
63 val1 = get_heap_comp_val(lprops, cat); in move_up_lpt_heap()
69 if (val2 >= val1) in move_up_lpt_heap()
95 int val1, val2, val3, cpos; in adjust_lpt_heap() local
97 val1 = get_heap_comp_val(lprops, cat); in adjust_lpt_heap()
103 if (val1 > val2) { in adjust_lpt_heap()
115 if (val1 <= val2) in adjust_lpt_heap()
129 if (val1 < val2) { in adjust_lpt_heap()
149 if (val1 < val3) { in adjust_lpt_heap()
178 int cpos, val1, val2; in add_to_lpt_heap() local
[all …]
/u-boot/doc/usage/cmd/
A Daskenv.rst43 Please enter 'env1': val1
46 env1=val1
/u-boot/fs/fat/
A Dfat_write.c444 __u16 val1, val2; in set_fatent_value() local
503 val1 = cpu_to_le16(entry_value) & 0xfff; in set_fatent_value()
505 ((__u16 *)mydata->fatbuf)[off16] |= val1; in set_fatent_value()
508 val1 = cpu_to_le16(entry_value) & 0xf; in set_fatent_value()
512 ((__u16 *)mydata->fatbuf)[off16] |= (val1 << 12); in set_fatent_value()
518 val1 = cpu_to_le16(entry_value) & 0xff; in set_fatent_value()
522 ((__u16 *)mydata->fatbuf)[off16] |= (val1 << 8); in set_fatent_value()
528 val1 = cpu_to_le16(entry_value) & 0xfff; in set_fatent_value()
530 ((__u16 *)mydata->fatbuf)[off16] |= (val1 << 4); in set_fatent_value()
/u-boot/arch/arm/mach-imx/imx8/
A Dcpu.c199 u32 val1 = 0, val2 = 0; in get_board_serial() local
208 err = sc_misc_otp_fuse_read(-1, word1, &val1); in get_board_serial()
219 serialnr->low = val1; in get_board_serial()
/u-boot/scripts/kconfig/
A Dexpr.c1028 tristate val1, val2; in expr_calc_value() local
1042 val1 = expr_calc_value(e->left.expr); in expr_calc_value()
1044 return EXPR_AND(val1, val2); in expr_calc_value()
1046 val1 = expr_calc_value(e->left.expr); in expr_calc_value()
1048 return EXPR_OR(val1, val2); in expr_calc_value()
1050 val1 = expr_calc_value(e->left.expr); in expr_calc_value()
1051 return EXPR_NOT(val1); in expr_calc_value()
/u-boot/drivers/bios_emulator/x86emu/
A Dops.c2604 s8 val1, val2; in x86emuOp_cmps_byte() local
2621 cmp_byte(val1, val2); in x86emuOp_cmps_byte()
2630 val1 = fetch_data_byte(M.x86.R_SI); in x86emuOp_cmps_byte()
2632 cmp_byte(val1, val2); in x86emuOp_cmps_byte()
2646 u32 val1,val2; in x86emuOp_cmps_word() local
2666 val1 = fetch_data_long(M.x86.R_SI); in x86emuOp_cmps_word()
2668 cmp_long(val1, val2); in x86emuOp_cmps_word()
2670 val1 = fetch_data_word(M.x86.R_SI); in x86emuOp_cmps_word()
2672 cmp_word((u16)val1, (u16)val2); in x86emuOp_cmps_word()
2685 cmp_long(val1, val2); in x86emuOp_cmps_word()
[all …]
/u-boot/arch/arm/mach-nexell/
A Dclock.c332 unsigned int val, val1, nP, nM, nS, nK; in pll_rate() local
336 val1 = clkpwr->pllsetreg_sscg[plln]; in pll_rate()
342 nK = (val1 >> 16) & 0xFFFF; in pll_rate()

Completed in 60 milliseconds