Home
last modified time | relevance | path

Searched refs:walat (Results 1 – 25 of 34) sorted by relevance

12

/u-boot/board/engicam/common/
A Dspl.c233 .walat = 0,
265 .walat = 0,
282 .walat = 0,
329 .walat = 1, /* Write additional latency */
/u-boot/board/compulab/cm_fx6/
A Dspl.c107 .walat = 1,
174 .walat = 1,
/u-boot/board/bsh/imx6ulz_smm_m2/
A Dspl.c78 .walat = 1,
/u-boot/board/wandboard/
A Dspl.c235 .walat = 0,
278 .walat = 0,
297 .walat = 0,
/u-boot/board/ge/b1x5v2/
A Dspl.c305 .walat = 0, in spl_dram_init()
314 sysinfo.walat = 1; in spl_dram_init()
326 sysinfo.walat = 1; in spl_dram_init()
/u-boot/board/freescale/mx6ul_14x14_evk/
A Dmx6ul_14x14_evk.c411 .walat = 0,
453 .walat = 0, /* Write additional latency */
/u-boot/board/liebherr/mccmon6/
A Dspl.c187 .walat = 0,
228 .walat = 0,
245 .walat = 0,
/u-boot/board/bticino/mamoj/
A Dspl.c126 .walat = 0,
/u-boot/arch/arm/mach-imx/mx6/
A Dlitesom.c126 .walat = 0, /* Write additional latency */
A Dopos6ul.c126 .walat = 1, /* Write additional latency */
/u-boot/board/technexion/pico-imx6ul/
A Dspl.c77 .walat = 0,
/u-boot/board/myir/mys_6ulx/
A Dspl.c59 .walat = 1, /* Write additional latency */
/u-boot/board/phytec/pcl063/
A Dspl.c61 .walat = 1, /* Write additional latency */
/u-boot/board/seeed/npi_imx6ull/
A Dspl.c59 .walat = 1, /* Write additional latency */
/u-boot/board/k+p/kp_imx6q_tpc/
A Dkp_imx6q_tpc_spl.c170 .walat = 1, /* Write additional latency */ in spl_dram_init()
/u-boot/board/phytec/pcm058/
A Dpcm058.c215 .walat = 1, /* Write additional latency */ in spl_dram_init()
/u-boot/board/variscite/dart_6ul/
A Dspl.c70 .walat = 1, /* Write additional latency */
/u-boot/board/dhelectronics/dh_imx6/
A Ddh_imx6_spl.c251 .walat = 1, /* Write additional latency */
270 .walat = 1, /* Write additional latency */
/u-boot/board/udoo/
A Dudoo_spl.c193 .walat = 0,
/u-boot/board/technexion/pico-imx6/
A Dspl.c195 .walat = 0,
/u-boot/board/udoo/neo/
A Dneo.c377 .walat = 1, /* Write additional latency */ in spl_dram_init()
/u-boot/board/kontron/sl-mx6ul/
A Dspl.c244 .walat = 1, /* Write additional latency */
/u-boot/board/liebherr/display5/
A Dspl.c256 .walat = 1, /* Write additional latency */ in spl_dram_init()
/u-boot/board/freescale/mx6slevk/
A Dmx6slevk.c349 .walat = 0, in spl_dram_init()
/u-boot/board/toradex/apalis_imx6/
A Dapalis_imx6.c881 .walat = 0, /* Write additional latency */
929 .walat = 0, /* Write additional latency */

Completed in 34 milliseconds

12