Home
last modified time | relevance | path

Searched refs:DC__NUM_DPP__MAX (Results 1 – 11 of 11) sorted by relevance

/linux/drivers/gpu/drm/amd/display/dc/dml/
A Ddisplay_mode_vba.h452 bool DRRDisplay[DC__NUM_DPP__MAX];
465 double HRatio[DC__NUM_DPP__MAX];
466 double VRatio[DC__NUM_DPP__MAX];
478 bool DCCEnable[DC__NUM_DPP__MAX];
479 bool FECEnable[DC__NUM_DPP__MAX];
498 bool Interlace[DC__NUM_DPP__MAX];
504 double DCCRate[DC__NUM_DPP__MAX];
821 double Tno_bw[DC__NUM_DPP__MAX];
951 double DPPCLK[DC__NUM_DPP__MAX];
1013 double Tdmdl[DC__NUM_DPP__MAX];
[all …]
A Ddisplay_mode_vba.c261 ASSERT(plane_idx < DC__NUM_DPP__MAX); in get_pipe_idx()
263 for (i = 0; i < DC__NUM_DPP__MAX ; i++) { in get_pipe_idx()
520 unsigned int OTGInstPlane[DC__NUM_DPP__MAX]; in fetch_pipe_params()
522 bool PlaneVisited[DC__NUM_DPP__MAX]; in fetch_pipe_params()
523 bool visited[DC__NUM_DPP__MAX]; in fetch_pipe_params()
1114 ASSERT(total_pipes <= DC__NUM_DPP__MAX); in ModeSupportAndSystemConfiguration()
A Ddc_features.h45 #define DC__NUM_DPP__MAX 8 macro
/linux/drivers/gpu/drm/amd/display/dc/dml/dcn32/
A Ddisplay_mode_vba_util_32.h619 double RequiredDPPCLKPerSurface[][2][DC__NUM_DPP__MAX],
622 unsigned int NoOfDPP[][2][DC__NUM_DPP__MAX],
624 double MaximumVStartup[][2][DC__NUM_DPP__MAX],
628 double PrefetchLinesY[][2][DC__NUM_DPP__MAX],
629 double PrefetchLinesC[][2][DC__NUM_DPP__MAX],
630 unsigned int swath_width_luma_ub_all_states[][2][DC__NUM_DPP__MAX],
631 unsigned int swath_width_chroma_ub_all_states[][2][DC__NUM_DPP__MAX],
636 double PDEAndMetaPTEBytesPerFrame[][2][DC__NUM_DPP__MAX],
637 double DPTEBytesPerRow[][2][DC__NUM_DPP__MAX],
638 double MetaRowBytes[][2][DC__NUM_DPP__MAX],
A Ddisplay_mode_vba_util_32.c466 double SwathWidthdoubleDPP[DC__NUM_DPP__MAX]; in dml32_CalculateSwathAndDETConfiguration()
2952 unsigned int NoOfDPP[][2][DC__NUM_DPP__MAX], in dml32_UseMinimumDCFCLK()
2958 double PrefetchLinesY[][2][DC__NUM_DPP__MAX], in dml32_UseMinimumDCFCLK()
2959 double PrefetchLinesC[][2][DC__NUM_DPP__MAX], in dml32_UseMinimumDCFCLK()
2968 double MetaRowBytes[][2][DC__NUM_DPP__MAX], in dml32_UseMinimumDCFCLK()
2995 unsigned int NoOfDPPState[DC__NUM_DPP__MAX]; in dml32_UseMinimumDCFCLK()
4304 bool SynchronizedSurfaces[DC__NUM_DPP__MAX][DC__NUM_DPP__MAX]; in dml32_CalculateWatermarksMALLUseAndDRAMSpeedChangeSupport()
4307 double LinesInDETY[DC__NUM_DPP__MAX]; in dml32_CalculateWatermarksMALLUseAndDRAMSpeedChangeSupport()
4308 double LinesInDETC[DC__NUM_DPP__MAX]; in dml32_CalculateWatermarksMALLUseAndDRAMSpeedChangeSupport()
6303 double SwathSizePerSurfaceY[DC__NUM_DPP__MAX]; in dml32_CalculateDETSwathFillLatencyHiding()
[all …]
/linux/drivers/gpu/drm/amd/display/dc/dml/dcn30/
A Ddisplay_mode_vba_30.c3056 int BytePerPixY[DC__NUM_DPP__MAX] = { 0 }; in DisplayPipeConfiguration()
3057 int BytePerPixC[DC__NUM_DPP__MAX] = { 0 }; in DisplayPipeConfiguration()
3062 double dummy1[DC__NUM_DPP__MAX] = { 0 }; in DisplayPipeConfiguration()
3063 double dummy2[DC__NUM_DPP__MAX] = { 0 }; in DisplayPipeConfiguration()
3064 double dummy3[DC__NUM_DPP__MAX] = { 0 }; in DisplayPipeConfiguration()
3065 double dummy4[DC__NUM_DPP__MAX] = { 0 }; in DisplayPipeConfiguration()
3066 int dummy5[DC__NUM_DPP__MAX] = { 0 }; in DisplayPipeConfiguration()
3067 int dummy6[DC__NUM_DPP__MAX] = { 0 }; in DisplayPipeConfiguration()
3068 bool dummy7[DC__NUM_DPP__MAX] = { 0 }; in DisplayPipeConfiguration()
5252 double LinesInDETY[DC__NUM_DPP__MAX] = { 0 }; in CalculateWatermarksAndDRAMSpeedChangeSupport()
[all …]
/linux/drivers/gpu/drm/amd/display/dc/dml/dcn31/
A Ddisplay_mode_vba_31.c3273 int BytePerPixY[DC__NUM_DPP__MAX];
3274 int BytePerPixC[DC__NUM_DPP__MAX];
3279 double dummy1[DC__NUM_DPP__MAX];
3280 double dummy2[DC__NUM_DPP__MAX];
3281 double dummy3[DC__NUM_DPP__MAX];
3282 double dummy4[DC__NUM_DPP__MAX];
3283 int dummy5[DC__NUM_DPP__MAX];
3284 int dummy6[DC__NUM_DPP__MAX];
3285 bool dummy7[DC__NUM_DPP__MAX];
5574 double LinesInDETY[DC__NUM_DPP__MAX];
[all …]
/linux/drivers/gpu/drm/amd/display/dc/dml/dcn314/
A Ddisplay_mode_vba_314.c3292 int BytePerPixY[DC__NUM_DPP__MAX];
3293 int BytePerPixC[DC__NUM_DPP__MAX];
3298 double dummy1[DC__NUM_DPP__MAX];
3299 double dummy2[DC__NUM_DPP__MAX];
3300 double dummy3[DC__NUM_DPP__MAX];
3301 double dummy4[DC__NUM_DPP__MAX];
3302 int dummy5[DC__NUM_DPP__MAX];
3303 int dummy6[DC__NUM_DPP__MAX];
3304 bool dummy7[DC__NUM_DPP__MAX];
5668 double LinesInDETY[DC__NUM_DPP__MAX];
[all …]
/linux/drivers/gpu/drm/amd/display/dc/dml/dcn21/
A Ddisplay_mode_vba_21.c5306 double LinesInDETY[DC__NUM_DPP__MAX]; in CalculateWatermarksAndDRAMSpeedChangeSupport()
5308 unsigned int LinesInDETYRoundedDownToSwath[DC__NUM_DPP__MAX]; in CalculateWatermarksAndDRAMSpeedChangeSupport()
5310 double FullDETBufferingTimeY[DC__NUM_DPP__MAX]; in CalculateWatermarksAndDRAMSpeedChangeSupport()
/linux/drivers/gpu/drm/amd/display/dc/dml/dcn20/
A Ddisplay_mode_vba_20.c2236 double final_flip_bw[DC__NUM_DPP__MAX]; in dml20_DISPCLKDPPCLKDCFCLKDeepSleepPrefetchParametersWatermarksAndPerformanceCalculation()
2237 unsigned int ImmediateFlipBytes[DC__NUM_DPP__MAX]; in dml20_DISPCLKDPPCLKDCFCLKDeepSleepPrefetchParametersWatermarksAndPerformanceCalculation()
A Ddisplay_mode_vba_20v2.c2270 double final_flip_bw[DC__NUM_DPP__MAX]; in dml20v2_DISPCLKDPPCLKDCFCLKDeepSleepPrefetchParametersWatermarksAndPerformanceCalculation()
2271 unsigned int ImmediateFlipBytes[DC__NUM_DPP__MAX]; in dml20v2_DISPCLKDPPCLKDCFCLKDeepSleepPrefetchParametersWatermarksAndPerformanceCalculation()

Completed in 103 milliseconds