1 /* SPDX-License-Identifier: GPL-2.0 */ 2 /* 3 * Copyright (C) Marvell International Ltd. and its affiliates 4 */ 5 6 #ifndef _MV_DDR_REGS_H 7 #define _MV_DDR_REGS_H 8 9 #define GLOB_CTRL_STATUS_REG 0x1030 10 #define TRAINING_TRIGGER_OFFS 0 11 #define TRAINING_TRIGGER_MASK 0x1 12 #define TRAINING_TRIGGER_ENA 1 13 #define TRAINING_DONE_OFFS 1 14 #define TRAINING_DONE_MASK 0x1 15 #define TRAINING_DONE_DONE 1 16 #define TRAINING_DONE_NOT_DONE 0 17 #define TRAINING_RESULT_OFFS 2 18 #define TRAINING_RESULT_MASK 0x1 19 #define TRAINING_RESULT_PASS 0 20 #define TRAINING_RESULT_FAIL 1 21 22 #define GENERAL_TRAINING_OPCODE_REG 0x1034 23 24 #define OPCODE_REG0_BASE 0x1038 25 #define OPCODE_REG0_REG(obj) (OPCODE_REG0_BASE + (obj) * 0x4) 26 27 #define OPCODE_REG1_BASE 0x10b0 28 #define OPCODE_REG1_REG(obj) (OPCODE_REG1_BASE + (obj) * 0x4) 29 30 #define CAL_PHY_BASE 0x10c0 31 #define CAL_PHY_REG(obj) (CAL_PHY_BASE + (obj) * 0x4) 32 33 #define WL_DONE_CNTR_REF_REG 0x10f8 34 #define ODPG_WR_RD_MODE_ENA_REG 0x10fc 35 36 #define SDRAM_CFG_REG 0x1400 37 #define REFRESH_OFFS 0 38 #define REFRESH_MASK 0x3fff 39 #define DRAM_TYPE_OFFS 14 40 #define DRAM_TYPE_MASK 0x1 41 #define BUS_IN_USE_OFFS 15 42 #define BUS_IN_USE_MASK 0x1 43 #define CPU_2DRAM_WR_BUFF_CUT_TH_OFFS 16 44 #define CPU_2DRAM_WR_BUFF_CUT_TH_MASK 0x1 45 #define REG_DIMM_OFFS 17 46 #define REG_DIMM_MASK 0x1 47 #define ECC_OFFS 18 48 #define ECC_MASK 0x1 49 #define IGNORE_ERRORS_OFFS 19 50 #define IGNORE_ERRORS_MASK 0x1 51 #define DRAM_TYPE_HIGH_OFFS 20 52 #define DRAM_TYPE_HIGH_MASK 0x1 53 #define SELF_REFRESH_MODE_OFFS 24 54 #define SELF_REFRESH_MODE_MASK 0x1 55 #define CPU_RD_PER_PROP_OFFS 25 56 #define CPU_RD_PER_PROP_MASK 0x1 57 #define DDR4_EMULATION_OFFS 26 58 #define DDR4_EMULATION_MASK 0x1 59 #define PHY_RF_RST_OFFS 27 60 #define PHY_RF_RST_MASK 0x1 61 #define PUP_RST_DIVIDER_OFFS 28 62 #define PUP_RST_DIVIDER_MASK 0x1 63 #define DATA_PUP_WR_RESET_OFFS 29 64 #define DATA_PUP_WR_RESET_MASK 0x1 65 #define DATA_PUP_RD_RESET_OFFS 30 66 #define DATA_PUP_RD_RESET_MASK 0x1 67 #define DATA_PUP_RD_RESET_ENA 0x0 68 #define DATA_PUP_RD_RESET_DIS 0x1 69 #define IO_BIST_OFFS 31 70 #define DATA_PUP_RD_RESET_MASK 0x1 71 72 #define DUNIT_CTRL_LOW_REG 0x1404 73 74 #define SDRAM_TIMING_LOW_REG 0x1408 75 #define SDRAM_TIMING_LOW_TRAS_OFFS 0 76 #define SDRAM_TIMING_LOW_TRAS_MASK 0xf 77 #define SDRAM_TIMING_LOW_TRCD_OFFS 4 78 #define SDRAM_TIMING_LOW_TRCD_MASK 0xf 79 #define SDRAM_TIMING_HIGH_TRCD_OFFS 22 80 #define SDRAM_TIMING_HIGH_TRCD_MASK 0x1 81 #define SDRAM_TIMING_LOW_TRP_OFFS 8 82 #define SDRAM_TIMING_LOW_TRP_MASK 0xf 83 #define SDRAM_TIMING_HIGH_TRP_OFFS 23 84 #define SDRAM_TIMING_HIGH_TRP_MASK 0x1 85 #define SDRAM_TIMING_LOW_TWR_OFFS 12 86 #define SDRAM_TIMING_LOW_TWR_MASK 0xf 87 #define SDRAM_TIMING_LOW_TWTR_OFFS 16 88 #define SDRAM_TIMING_LOW_TWTR_MASK 0xf 89 #define SDRAM_TIMING_LOW_TRAS_HIGH_OFFS 20 90 #define SDRAM_TIMING_LOW_TRAS_HIGH_MASK 0x3 91 #define SDRAM_TIMING_LOW_TRRD_OFFS 24 92 #define SDRAM_TIMING_LOW_TRRD_MASK 0xf 93 #define SDRAM_TIMING_LOW_TRTP_OFFS 28 94 #define SDRAM_TIMING_LOW_TRTP_MASK 0xf 95 96 #define SDRAM_TIMING_HIGH_REG 0x140c 97 #define SDRAM_TIMING_HIGH_TRFC_OFFS 0 98 #define SDRAM_TIMING_HIGH_TRFC_MASK 0x7f 99 #define SDRAM_TIMING_HIGH_TR2R_OFFS 7 100 #define SDRAM_TIMING_HIGH_TR2R_MASK 0x3 101 #define SDRAM_TIMING_HIGH_TR2W_W2R_OFFS 9 102 #define SDRAM_TIMING_HIGH_TR2W_W2R_MASK 0x3 103 #define SDRAM_TIMING_HIGH_TW2W_OFFS 11 104 #define SDRAM_TIMING_HIGH_TW2W_MASK 0x1f 105 #define SDRAM_TIMING_HIGH_TRFC_HIGH_OFFS 16 106 #define SDRAM_TIMING_HIGH_TRFC_HIGH_MASK 0x7 107 #define SDRAM_TIMING_HIGH_TR2R_HIGH_OFFS 19 108 #define SDRAM_TIMING_HIGH_TR2R_HIGH_MASK 0x7 109 #define SDRAM_TIMING_HIGH_TR2W_W2R_HIGH_OFFS 22 110 #define SDRAM_TIMING_HIGH_TR2W_W2R_HIGH_MASK 0x7 111 #define SDRAM_TIMING_HIGH_TMOD_OFFS 25 112 #define SDRAM_TIMING_HIGH_TMOD_MASK 0xf 113 #define SDRAM_TIMING_HIGH_TMOD_HIGH_OFFS 30 114 #define SDRAM_TIMING_HIGH_TMOD_HIGH_MASK 0x3 115 116 #define SDRAM_ADDR_CTRL_REG 0x1410 117 #define CS_STRUCT_BASE 0 118 #define CS_STRUCT_OFFS(cs) (CS_STRUCT_BASE + (cs) * 4) 119 #define CS_STRUCT_MASK 0x3 120 #define CS_SIZE_BASE 2 121 #define CS_SIZE_OFFS(cs) (CS_SIZE_BASE + (cs) * 4) 122 #define CS_SIZE_MASK 0x3 123 #define CS_SIZE_HIGH_BASE 20 124 #define CS_SIZE_HIGH_OFFS(cs) (CS_SIZE_HIGH_BASE + (cs)) 125 #define CS_SIZE_HIGH_MASK 0x1 126 #define T_FAW_OFFS 24 127 #define T_FAW_MASK 0x7f 128 129 #define SDRAM_OPEN_PAGES_CTRL_REG 0x1414 130 131 #define SDRAM_OP_REG 0x1418 132 #define SDRAM_OP_CMD_OFFS 0 133 #define SDRAM_OP_CMD_MASK 0x1f 134 #define SDRAM_OP_CMD_CS_BASE 8 135 #define SDRAM_OP_CMD_CS_OFFS(cs) (SDRAM_OP_CMD_CS_BASE + (cs)) 136 #define SDRAM_OP_CMD_CS_MASK 0x1 137 #define SDRAM_OP_CMD_ALL_CS_MASK 0xf 138 enum { 139 CMD_NORMAL, 140 CMD_PRECHARGE, 141 CMD_REFRESH, 142 CMD_DDR3_DDR4_MR0, 143 CMD_DDR3_DDR4_MR1, 144 CMD_NOP, 145 CMD_RES_0X6, 146 CMD_SELFREFRESH, 147 CMD_DDR3_DDR4_MR2, 148 CMD_DDR3_DDR4_MR3, 149 CMD_ACT_PDE, 150 CMD_PRE_PDE, 151 CMD_ZQCL, 152 CMD_ZQCS, 153 CMD_CWA, 154 CMD_RES_0XF, 155 CMD_DDR4_MR4, 156 CMD_DDR4_MR5, 157 CMD_DDR4_MR6, 158 DDR4_MPR_WR 159 }; 160 161 #define DUNIT_CTRL_HIGH_REG 0x1424 162 #define CPU_INTERJECTION_ENA_OFFS 3 163 #define CPU_INTERJECTION_ENA_MASK 0x1 164 #define CPU_INTERJECTION_ENA_SPLIT_ENA 0 165 #define CPU_INTERJECTION_ENA_SPLIT_DIS 1 166 167 #define DDR_ODT_TIMING_LOW_REG 0x1428 168 169 #define DDR_TIMING_REG 0x142c 170 #define DDR_TIMING_TCCD_OFFS 18 171 #define DDR_TIMING_TCCD_MASK 0x7 172 #define DDR_TIMING_TPD_OFFS 0 173 #define DDR_TIMING_TPD_MASK 0xf 174 #define DDR_TIMING_TXPDLL_OFFS 4 175 #define DDR_TIMING_TXPDLL_MASK 0x1f 176 177 #define DDR_ODT_TIMING_HIGH_REG 0x147c 178 179 #define SDRAM_INIT_CTRL_REG 0x1480 180 #define DRAM_RESET_MASK_OFFS 1 181 #define DRAM_RESET_MASK_MASK 0x1 182 #define DRAM_RESET_MASK_NORMAL 0 183 #define DRAM_RESET_MASK_MASKED 1 184 185 #define SDRAM_ODT_CTRL_HIGH_REG 0x1498 186 #define DUNIT_ODT_CTRL_REG 0x149c 187 #define RD_BUFFER_SEL_REG 0x14a4 188 #define AXI_CTRL_REG 0x14a8 189 #define DUNIT_MMASK_REG 0x14b0 190 191 #define HORZ_SSTL_CAL_MACH_CTRL_REG 0x14c8 192 #define HORZ_POD_CAL_MACH_CTRL_REG 0x17c8 193 #define VERT_SSTL_CAL_MACH_CTRL_REG 0x1dc8 194 #define VERT_POD_CAL_MACH_CTRL_REG 0x1ec8 195 196 #define MAIN_PADS_CAL_MACH_CTRL_REG 0x14cc 197 #define DYN_PADS_CAL_ENABLE_OFFS 0 198 #define DYN_PADS_CAL_ENABLE_MASK 0x1 199 #define DYN_PADS_CAL_ENABLE_DIS 0 200 #define DYN_PADS_CAL_ENABLE_ENA 1 201 #define PADS_RECAL_OFFS 1 202 #define PADS_RECAL_MASK 0x1 203 #define DYN_PADS_CAL_BLOCK_OFFS 2 204 #define DYN_PADS_CAL_BLOCK_MASK 0x1 205 #define CAL_UPDATE_CTRL_OFFS 3 206 #define CAL_UPDATE_CTRL_MASK 0x3 207 #define CAL_UPDATE_CTRL_INT 1 208 #define CAL_UPDATE_CTRL_EXT 2 209 #define DYN_PADS_CAL_CNTR_OFFS 13 210 #define DYN_PADS_CAL_CNTR_MASK 0x3ffff 211 #define CAL_MACH_STATUS_OFFS 31 212 #define CAL_MACH_STATUS_MASK 0x1 213 #define CAL_MACH_BUSY 0 214 #define CAL_MACH_RDY 1 215 216 #define DRAM_DLL_TIMING_REG 0x14e0 217 #define DRAM_ZQ_INIT_TIMIMG_REG 0x14e4 218 #define DRAM_ZQ_TIMING_REG 0x14e8 219 220 #define DRAM_LONG_TIMING_REG 0x14ec 221 #define DDR4_TRRD_L_OFFS 0 222 #define DDR4_TRRD_L_MASK 0xf 223 #define DDR4_TWTR_L_OFFS 4 224 #define DDR4_TWTR_L_MASK 0xf 225 226 #define DDR_IO_REG 0x1524 227 #define DFS_REG 0x1528 228 229 #define RD_DATA_SMPL_DLYS_REG 0x1538 230 #define RD_SMPL_DLY_CS_BASE 0 231 #define RD_SMPL_DLY_CS_OFFS(cs) (RD_SMPL_DLY_CS_BASE + (cs) * 8) 232 #define RD_SMPL_DLY_CS_MASK 0x1f 233 234 #define RD_DATA_RDY_DLYS_REG 0x153c 235 #define RD_RDY_DLY_CS_BASE 0 236 #define RD_RDY_DLY_CS_OFFS(cs) (RD_RDY_DLY_CS_BASE + (cs) * 8) 237 #define RD_RDY_DLY_CS_MASK 0x1f 238 239 #define TRAINING_REG 0x15b0 240 #define TRN_START_OFFS 31 241 #define TRN_START_MASK 0x1 242 #define TRN_START_ENA 1 243 #define TRN_START_DIS 0 244 245 #define TRAINING_SW_1_REG 0x15b4 246 247 #define TRAINING_SW_2_REG 0x15b8 248 #define TRAINING_ECC_MUX_OFFS 1 249 #define TRAINING_ECC_MUX_MASK 0x1 250 #define TRAINING_ECC_MUX_DIS 0 251 #define TRAINING_ECC_MUX_ENA 1 252 #define TRAINING_SW_OVRD_OFFS 0 253 #define TRAINING_SW_OVRD_MASK 0x1 254 #define TRAINING_SW_OVRD_DIS 0 255 #define TRAINING_SW_OVRD_ENA 1 256 257 #define TRAINING_PATTERN_BASE_ADDR_REG 0x15bc 258 #define TRAINING_DBG_1_REG 0x15c0 259 #define TRAINING_DBG_2_REG 0x15c4 260 261 #define TRAINING_DBG_3_REG 0x15c8 262 #define TRN_DBG_RDY_INC_PH_2TO1_BASE 0 263 #define TRN_DBG_RDY_INC_PH_2TO1_OFFS(phase) (TRN_DBG_RDY_INC_PH_2TO1_BASE + (phase) * 3) 264 #define TRN_DBG_RDY_INC_PH_2TO1_MASK 0x7 265 266 #define DDR3_RANK_CTRL_REG 0x15e0 267 #define CS_EXIST_BASE 0 268 #define CS_EXIST_OFFS(cs) (CS_EXIST_BASE + (cs)) 269 #define CS_EXIST_MASK 0x1 270 271 #define ZQC_CFG_REG 0x15e4 272 #define DRAM_PHY_CFG_REG 0x15ec 273 #define ODPG_CTRL_CTRL_REG 0x1600 274 #define ODPG_CTRL_AUTO_REFRESH_OFFS 21 275 #define ODPG_CTRL_AUTO_REFRESH_MASK 0x1 276 #define ODPG_CTRL_AUTO_REFRESH_DIS 1 277 #define ODPG_CTRL_AUTO_REFRESH_ENA 0 278 279 #define ODPG_DATA_CTRL_REG 0x1630 280 #define ODPG_WRBUF_WR_CTRL_OFFS 0 281 #define ODPG_WRBUF_WR_CTRL_MASK 0x1 282 #define ODPG_WRBUF_WR_CTRL_DIS 0 283 #define ODPG_WRBUF_WR_CTRL_ENA 1 284 #define ODPG_WRBUF_RD_CTRL_OFFS 1 285 #define ODPG_WRBUF_RD_CTRL_MASK 0x1 286 #define ODPG_WRBUF_RD_CTRL_DIS 0 287 #define ODPG_WRBUF_RD_CTRL_ENA 1 288 #define ODPG_DATA_CBDEL_OFFS 15 289 #define ODPG_DATA_CBDEL_MASK 0x3f 290 #define ODPG_MODE_OFFS 25 291 #define ODPG_MODE_MASK 0x1 292 #define ODPG_MODE_RX 0 293 #define ODPG_MODE_TX 1 294 #define ODPG_DATA_CS_OFFS 26 295 #define ODPG_DATA_CS_MASK 0x3 296 #define ODPG_DISABLE_OFFS 30 297 #define ODPG_DISABLE_MASK 0x1 298 #define ODPG_DISABLE_DIS 1 299 #define ODPG_ENABLE_OFFS 31 300 #define ODPG_ENABLE_MASK 0x1 301 #define ODPG_ENABLE_ENA 1 302 303 #define ODPG_DATA_BUFFER_OFFS_REG 0x1638 304 #define ODPG_DATA_BUFFER_SIZE_REG 0x163c 305 #define PHY_LOCK_STATUS_REG 0x1674 306 307 #define PHY_REG_FILE_ACCESS_REG 0x16a0 308 #define PRFA_DATA_OFFS 0 309 #define PRFA_DATA_MASK 0xffff 310 #define PRFA_REG_NUM_OFFS 16 311 #define PRFA_REG_NUM_MASK 0x3f 312 #define PRFA_PUP_NUM_OFFS 22 313 #define PRFA_PUP_NUM_MASK 0xf 314 #define PRFA_PUP_CTRL_DATA_OFFS 26 315 #define PRFA_PUP_CTRL_DATA_MASK 0x1 316 #define PRFA_PUP_BCAST_WR_ENA_OFFS 27 317 #define PRFA_PUP_BCAST_WR_ENA_MASK 0x1 318 #define PRFA_REG_NUM_HI_OFFS 28 319 #define PRFA_REG_NUM_HI_MASK 0x3 320 #define PRFA_TYPE_OFFS 30 321 #define PRFA_TYPE_MASK 0x1 322 #define PRFA_REQ_OFFS 31 323 #define PRFA_REQ_MASK 0x1 324 #define PRFA_REQ_DIS 0x0 325 #define PRFA_REQ_ENA 0x1 326 327 #define TRAINING_WL_REG 0x16ac 328 329 #define ODPG_DATA_WR_ADDR_REG 0x16b0 330 #define ODPG_DATA_WR_ACK_OFFS 0 331 #define ODPG_DATA_WR_ACK_MASK 0x7f 332 #define ODPG_DATA_WR_DATA_OFFS 8 333 #define ODPG_DATA_WR_DATA_MASK 0xff 334 335 #define ODPG_DATA_WR_DATA_HIGH_REG 0x16b4 336 #define ODPG_DATA_WR_DATA_LOW_REG 0x16b8 337 #define ODPG_DATA_RX_WORD_ERR_ADDR_REG 0x16bc 338 #define ODPG_DATA_RX_WORD_ERR_CNTR_REG 0x16c0 339 #define ODPG_DATA_RX_WORD_ERR_DATA_HIGH_REG 0x16c4 340 #define ODPG_DATA_RX_WORD_ERR_DATA_LOW_REG 0x16c8 341 #define ODPG_DATA_WR_DATA_ERR_REG 0x16cc 342 343 #define DUAL_DUNIT_CFG_REG 0x16d8 344 #define FC_SAMPLE_STAGES_OFFS 0 345 #define FC_SAMPLE_STAGES_MASK 0x7 346 #define SINGLE_CS_PIN_OFFS 3 347 #define SINGLE_CS_PIN_MASK 0x1 348 #define SINGLE_CS_ENA 1 349 #define TUNING_ACTIVE_SEL_OFFS 6 350 #define TUNING_ACTIVE_SEL_MASK 0x1 351 #define TUNING_ACTIVE_SEL_MC 0 352 #define TUNING_ACTIVE_SEL_TIP 1 353 354 #define WL_DQS_PATTERN_REG 0x16dc 355 #define ODPG_DONE_STATUS_REG 0x16fc 356 #define ODPG_DONE_STATUS_BIT_OFFS 0 357 #define ODPG_DONE_STATUS_BIT_MASK 0x1 358 #define ODPG_DONE_STATUS_BIT_CLR 0 359 #define ODPG_DONE_STATUS_BIT_SET 1 360 361 #define RESULT_CTRL_BASE 0x1830 362 #define BLOCK_STATUS_OFFS 25 363 #define BLOCK_STATUS_MASK 0x1 364 #define BLOCK_STATUS_LOCK 1 365 #define BLOCK_STATUS_NOT_LOCKED 0 366 367 #define MR0_REG 0x15d0 368 #define MR1_REG 0x15d4 369 #define MR2_REG 0x15d8 370 #define MR3_REG 0x15dc 371 #define MRS0_CMD 0x3 372 #define MRS1_CMD 0x4 373 #define MRS2_CMD 0x8 374 #define MRS3_CMD 0x9 375 376 #if defined(CONFIG_DDR4) 377 /* DDR4 MRS */ 378 #define MRS4_CMD 0x10 379 #define MRS5_CMD 0x11 380 #define MRS6_CMD 0x12 381 382 /* DDR4 Registers */ 383 #define DDR4_MR0_REG 0x1900 384 #define DDR4_MR1_REG 0x1904 385 #define DDR4_MR2_REG 0x1908 386 #define DDR4_MR3_REG 0x190c 387 #define DDR4_MPR_PS_OFFS 0 388 #define DDR4_MPR_PS_MASK 0x3 389 enum mv_ddr_mpr_ps { /* DDR4 MPR Page Selection */ 390 DDR4_MPR_PAGE0, 391 DDR4_MPR_PAGE1, 392 DDR4_MPR_PAGE2, 393 DDR4_MPR_PAGE3 394 }; 395 #define DDR4_MPR_OP_OFFS 2 396 #define DDR4_MPR_OP_MASK 0x1 397 enum mv_ddr_mpr_op { /* DDR4 MPR Operation */ 398 DDR4_MPR_OP_DIS, /* normal operation */ 399 DDR4_MPR_OP_ENA /* dataflow from mpr */ 400 }; 401 #define DDR4_MPR_RF_OFFS 11 402 #define DDR4_MPR_RF_MASK 0x3 403 enum mv_ddr_mpr_rd_frmt { /* DDR4 MPR Read Format */ 404 DDR4_MPR_RF_SERIAL, 405 DDR4_MPR_RF_PARALLEL, 406 DDR4_MPR_RF_STAGGERED, 407 DDR4_MPR_RF_RSVD_TEMP 408 409 }; 410 411 #define DDR4_MR4_REG 0x1910 412 #define DDR4_RPT_OFFS 10 413 #define DDR4_RPT_MASK 0x1 414 enum { /* read preamble training mode */ 415 DDR4_RPT_DIS, 416 DDR4_RPT_ENA 417 }; 418 419 #define DDR4_MR5_REG 0x1914 420 #define DDR4_MR6_REG 0x1918 421 #define DDR4_MPR_WR_REG 0x19d0 422 #define DDR4_MPR_LOC_OFFS 8 423 #define DDR4_MPR_LOC_MASK 0x3 424 /* 425 * MPR Location for MPR write and read accesses 426 * MPR Location 0..3 within the selected page (page selection in MR3 [1:0] bits) 427 */ 428 enum { 429 DDR4_MPR_LOC0, 430 DDR4_MPR_LOC1, 431 DDR4_MPR_LOC2, 432 DDR4_MPR_LOC3 433 }; 434 #endif /* CONFIG_DDR4 */ 435 436 #define DRAM_PINS_MUX_REG 0x19d4 437 #define CTRL_PINS_MUX_OFFS 0 438 #define CTRL_PINS_MUX_MASK 0x3 439 enum { 440 DUNIT_DDR3_ON_BOARD, 441 DUNIT_DDR3_DIMM, 442 DUNIT_DDR4_ON_BOARD, 443 DUNIT_DDR4_DIMM 444 }; 445 446 /* ddr phy registers */ 447 #define WL_PHY_BASE 0x0 448 #define WL_PHY_REG(cs) (WL_PHY_BASE + (cs) * 0x4) 449 #define WR_LVL_PH_SEL_OFFS 6 450 #define WR_LVL_PH_SEL_MASK 0x7 451 #define WR_LVL_PH_SEL_PHASE1 1 452 #define WR_LVL_REF_DLY_OFFS 0 453 #define WR_LVL_REF_DLY_MASK 0x1f 454 #define CTRL_CENTER_DLY_OFFS 10 455 #define CTRL_CENTER_DLY_MASK 0x1f 456 #define CTRL_CENTER_DLY_INV_OFFS 15 457 #define CTRL_CENTER_DLY_INV_MASK 0x1 458 459 #define CTX_PHY_BASE 0x1 460 #define CTX_PHY_REG(cs) (CTX_PHY_BASE + (cs) * 0x4) 461 462 #define RL_PHY_BASE 0x2 463 #define RL_PHY_REG(cs) (RL_PHY_BASE + (cs) * 0x4) 464 #define RL_REF_DLY_OFFS 0 465 #define RL_REF_DLY_MASK 0x1f 466 #define RL_PH_SEL_OFFS 6 467 #define RL_PH_SEL_MASK 0x7 468 469 #define CRX_PHY_BASE 0x3 470 #define CRX_PHY_REG(cs) (CRX_PHY_BASE + (cs) * 0x4) 471 472 #define PHY_CTRL_PHY_REG 0x90 473 #define INV_PAD0_OFFS 2 474 #define INV_PAD1_OFFS 3 475 #define INV_PAD2_OFFS 4 476 #define INV_PAD3_OFFS 5 477 #define INV_PAD4_OFFS 6 478 #define INV_PAD5_OFFS 7 479 #define INV_PAD6_OFFS 8 480 #define INV_PAD7_OFFS 9 481 #define INV_PAD8_OFFS 10 482 #define INV_PAD9_OFFS 11 483 #define INV_PAD10_OFFS 12 484 #define INV_PAD_MASK 0x1 485 #define INVERT_PAD 1 486 487 #define ADLL_CFG0_PHY_REG 0x92 488 #define ADLL_CFG1_PHY_REG 0x93 489 #define ADLL_CFG2_PHY_REG 0x94 490 #define CMOS_CONFIG_PHY_REG 0xa2 491 #define PAD_ZRI_CAL_PHY_REG 0xa4 492 #define PAD_ODT_CAL_PHY_REG 0xa6 493 #define PAD_CFG_PHY_REG 0xa8 494 #define PAD_PRE_DISABLE_PHY_REG 0xa9 495 #define TEST_ADLL_PHY_REG 0xbf 496 497 #define VREF_PHY_BASE 0xd0 498 #define VREF_PHY_REG(cs, bit) (VREF_PHY_BASE + (cs) * 12 + bit) 499 enum { 500 DQSP_PAD = 4, 501 DQSN_PAD 502 }; 503 504 #define VREF_BCAST_PHY_BASE 0xdb 505 #define VREF_BCAST_PHY_REG(cs) (VREF_BCAST_PHY_BASE + (cs) * 12) 506 507 #define PBS_TX_PHY_BASE 0x10 508 #define PBS_TX_PHY_REG(cs, bit) (PBS_TX_PHY_BASE + (cs) * 0x10 + (bit)) 509 510 #define PBS_TX_BCAST_PHY_BASE 0x1f 511 #define PBS_TX_BCAST_PHY_REG(cs) (PBS_TX_BCAST_PHY_BASE + (cs) * 0x10) 512 513 #define PBS_RX_PHY_BASE 0x50 514 #define PBS_RX_PHY_REG(cs, bit) (PBS_RX_PHY_BASE + (cs) * 0x10 + (bit)) 515 516 #define PBS_RX_BCAST_PHY_BASE 0x5f 517 #define PBS_RX_BCAST_PHY_REG(cs) (PBS_RX_BCAST_PHY_BASE + (cs) * 0x10) 518 519 #define RESULT_PHY_REG 0xc0 520 #define RESULT_PHY_RX_OFFS 5 521 #define RESULT_PHY_TX_OFFS 0 522 523 524 #endif /* _MV_DDR_REGS_H */ 525