Home
last modified time | relevance | path

Searched defs:CONFIG (Results 1 – 25 of 99) sorted by relevance

1234

/bsp/Infineon/psoc6-pioneerkit_modus/
A DMakefile49 CONFIG=Debug macro
/bsp/hpmicro/libraries/hpm_sdk/soc/HPM6800/ip/
A Dhpm_bacc_regs.h13 __RW uint32_t CONFIG; /* 0x0: Access timing for access */ member
A Dhpm_pllctlv2_regs.h21 __RW uint32_t CONFIG; /* 0x94: PLL0 confguration register */ member
A Dhpm_tsns_regs.h18 __RW uint32_t CONFIG; /* 0x14: Configuration */ member
/bsp/hpmicro/libraries/hpm_sdk/soc/HPM6E00/ip/
A Dhpm_bacc_regs.h13 __RW uint32_t CONFIG; /* 0x0: Access timing for access */ member
A Dhpm_pllctlv2_regs.h21 __RW uint32_t CONFIG; /* 0x94: PLL0 confguration register */ member
A Dhpm_tsns_regs.h18 __RW uint32_t CONFIG; /* 0x14: Configuration */ member
/bsp/hpmicro/libraries/hpm_sdk/soc/HPM6200/ip/
A Dhpm_bacc_regs.h13 __RW uint32_t CONFIG; /* 0x0: Access timing for access */ member
A Dhpm_pllctlv2_regs.h21 __RW uint32_t CONFIG; /* 0x94: PLL0 confguration register */ member
A Dhpm_tsns_regs.h18 __RW uint32_t CONFIG; /* 0x14: Configuration */ member
/bsp/hpmicro/libraries/hpm_sdk/soc/HPM6300/ip/
A Dhpm_bacc_regs.h13 __RW uint32_t CONFIG; /* 0x0: Access timing for access */ member
A Dhpm_pllctlv2_regs.h21 __RW uint32_t CONFIG; /* 0x94: PLL0 confguration register */ member
A Dhpm_tsns_regs.h18 __RW uint32_t CONFIG; /* 0x14: Configuration */ member
/bsp/airm2m/air105/libraries/HAL_Driver/Inc/
A Dair105_cache.h90 uint32_t CONFIG; member
/bsp/ft32/libraries/FT32F0xx/FT32F0xx_Driver/Inc/
A Dft32f0xx_syscfg.h180 #define IS_SYSCFG_LOCK_CONFIG(CONFIG) (((CONFIG) == SYSCFG_Break_PVD) || \ argument
/bsp/ht32/libraries/HT32_STD_1xxxx_FWLib/library/HT32F1xxxx_Driver/inc/
A Dht32f1xxxx_i2c.h270 #define IS_I2C_SEQ_FILTER_MASK(CONFIG) ((CONFIG == SEQ_FILTER_DISABLE) || \ argument
/bsp/hk32/libraries/HK32F0xx_StdPeriph_Driver/inc/
A Dhk32f0xx_syscfg.h163 #define IS_SYSCFG_LOCK_CONFIG(CONFIG) (((CONFIG) == SYSCFG_Break_PVD) || \ argument
/bsp/hpmicro/libraries/hpm_sdk/soc/HPM5300/ip/
A Dhpm_pllctlv2_regs.h21 __RW uint32_t CONFIG; /* 0x94: PLL0 confguration register */ member
A Dhpm_tsns_regs.h18 __RW uint32_t CONFIG; /* 0x14: Configuration */ member
/bsp/ht32/libraries/HT32_STD_5xxxx_FWLib/library/HT32F5xxxx_Driver/inc/
A Dht32f5xxxx_i2c.h349 #define IS_I2C_SEQ_FILTER_MASK(CONFIG) ((CONFIG == SEQ_FILTER_DISABLE) || \ argument
/bsp/samd21/sam_d2x_asflib/sam0/utils/cmsis/samd21/include/component/
A Dwdt.h290 __IO WDT_CONFIG_Type CONFIG; /**< \brief Offset: 0x1 (R/W 8) Configuration */ member
/bsp/samd21/sam_d2x_asflib/sam0/utils/cmsis/samd20/include/component/
A Dwdt.h293 __IO WDT_CONFIG_Type CONFIG; /**< \brief Offset: 0x1 (R/W 8) Configuration */ member
/bsp/microchip/samc21/bsp/samc21/include/component/
A Dwdt.h286 __IO WDT_CONFIG_Type CONFIG; /**< \brief Offset: 0x1 (R/W 8) Configuration */ member
/bsp/microchip/same54/bsp/include/component/
A Dwdt.h286 __IO WDT_CONFIG_Type CONFIG; /**< \brief Offset: 0x1 (R/W 8) Configuration */ member
/bsp/microchip/samd51-adafruit-metro-m4/bsp/samd51a/include/component/
A Dwdt.h286 __IO WDT_CONFIG_Type CONFIG; /**< \brief Offset: 0x1 (R/W 8) Configuration */ member

Completed in 49 milliseconds

1234