Home
last modified time | relevance | path

Searched defs:CTR (Results 1 – 25 of 219) sorted by relevance

123456789

/bsp/microchip/same70/bsp/same70b/include/component/
A Daes.h497 … uint32_t CTR:32; /**< bit: 0..31 GCM Encryption Counter */ member
/bsp/ht32/libraries/HT32_STD_5xxxx_FWLib/library/Device/Holtek/HT32F5xxxx/Include/
A Dht32f5xxxx_01.h1075 …__IO uint32_t CTR; /*!< 0x010 Control Register … member
1302 …__IO uint32_t CTR; /*!< 0x010 Control Register … member
1530 …__IO uint32_t CTR; /*!< 0x010 Control Register … member
1581 …__IO uint32_t CTR; /*!< 0x010 Control Register … member
/bsp/synwit/libraries/SWM320_CSL/CMSIS/CoreSupport/
A Dcore_cm7.h433 …__I uint32_t CTR; /*!< Offset: 0x07C (R/ ) Cache Type register … member
/bsp/samd21/sam_d2x_asflib/CMSIS/Include/
A Dcore_cm7.h433 …__I uint32_t CTR; /*!< Offset: 0x07C (R/ ) Cache Type register … member
/bsp/mm32l3xx/Libraries/CMSIS/IAR_CORE/
A Dcore_cm7.h433 …__I uint32_t CTR; /*!< Offset: 0x07C (R/ ) Cache Type register … member
/bsp/mm32l07x/Libraries/CMSIS/IAR_CORE/
A Dcore_cm7.h433 …__I uint32_t CTR; /*!< Offset: 0x07C (R/ ) Cache Type register … member
/bsp/mm32f103x/Libraries/CMSIS/IAR_CORE/
A Dcore_cm7.h423 …__I uint32_t CTR; /*!< Offset: 0x07C (R/ ) Cache Type register … member
/bsp/msp432e401y-LaunchPad/libraries/Drivers/CMSIS/Include/
A Dcore_cm7.h478 __IM uint32_t CTR; /*!< Offset: 0x07C (R/ ) Cache Type register */ member
/bsp/ht32/libraries/HT32_STD_5xxxx_FWLib/library/CMSIS/Core/Include/
A Dcore_cm7.h483 __IM uint32_t CTR; /*!< Offset: 0x07C (R/ ) Cache Type register */ member
/bsp/microchip/samd51-adafruit-metro-m4/bsp/CMSIS/Core/Include/
A Dcore_cm7.h478 __IM uint32_t CTR; /*!< Offset: 0x07C (R/ ) Cache Type register */ member
/bsp/microchip/samc21/bsp/CMSIS/Core/Include/
A Dcore_cm7.h478 __IM uint32_t CTR; /*!< Offset: 0x07C (R/ ) Cache Type register */ member
/bsp/rockchip/common/rk_hal/lib/CMSIS/Core/Include/
A Dcore_cm7.h483 __IM uint32_t CTR; /*!< Offset: 0x07C (R/ ) Cache Type register */ member
/bsp/mm32f327x/Libraries/CMSIS/IAR_Core/
A Dcore_cm7.h466 __IM uint32_t CTR; /*!< Offset: 0x07C (R/ ) Cache Type register */ member
/bsp/synwit/libraries/SWM341_CSL/CMSIS/CoreSupport/
A Dcore_cm7.h483 __IM uint32_t CTR; /*!< Offset: 0x07C (R/ ) Cache Type register */ member
/bsp/tae32f5300/Libraries/CMSIS/Include/
A Dcore_cm7.h483 __IM uint32_t CTR; /*!< Offset: 0x07C (R/ ) Cache Type register */ member
/bsp/renesas/ra6m4-cpk/ra/arm/CMSIS_5/CMSIS/Core/Include/
A Dcore_cm7.h483 __IM uint32_t CTR; /*!< Offset: 0x07C (R/ ) Cache Type register */ member
/bsp/renesas/ra8m1-ek/ra/arm/CMSIS_5/CMSIS/Core/Include/
A Dcore_cm7.h483 __IM uint32_t CTR; /*!< Offset: 0x07C (R/ ) Cache Type register */ member
/bsp/renesas/ra8d1-vision-board/ra/arm/CMSIS_5/CMSIS/Core/Include/
A Dcore_cm7.h483 __IM uint32_t CTR; /*!< Offset: 0x07C (R/ ) Cache Type register */ member
/bsp/renesas/ra6m4-iot/ra/arm/CMSIS_5/CMSIS/Core/Include/
A Dcore_cm7.h483 __IM uint32_t CTR; /*!< Offset: 0x07C (R/ ) Cache Type register */ member
/bsp/renesas/ebf_qi_min_6m5/ra/arm/CMSIS_5/CMSIS/Core/Include/
A Dcore_cm7.h483 __IM uint32_t CTR; /*!< Offset: 0x07C (R/ ) Cache Type register */ member
/bsp/renesas/ra4e2-eco/ra/arm/CMSIS_6/CMSIS/Core/Include/
A Dcore_cm7.h491 __IM uint32_t CTR; /*!< Offset: 0x07C (R/ ) Cache Type register */ member
/bsp/hc32l196/Libraries/CMSIS/Include/
A Dcore_cm7.h478 __IM uint32_t CTR; /*!< Offset: 0x07C (R/ ) Cache Type register */ member
/bsp/renesas/ra6e2-fpb/ra/arm/CMSIS_6/CMSIS/Core/Include/
A Dcore_cm7.h491 __IM uint32_t CTR; /*!< Offset: 0x07C (R/ ) Cache Type register */ member
/bsp/renesas/ra4m2-eco/ra/arm/CMSIS_5/CMSIS/Core/Include/
A Dcore_cm7.h483 __IM uint32_t CTR; /*!< Offset: 0x07C (R/ ) Cache Type register */ member
/bsp/renesas/ra2l1-cpk/ra/arm/CMSIS_5/CMSIS/Core/Include/
A Dcore_cm7.h483 __IM uint32_t CTR; /*!< Offset: 0x07C (R/ ) Cache Type register */ member

Completed in 325 milliseconds

123456789