| /bsp/renesas/ra6e2-fpb/ra/arm/CMSIS_6/CMSIS/Core/Include/ |
| A D | core_cm23.h | 1022 …__IOM uint32_t DHCSR; /*!< Offset: 0x000 (R/W) Debug Halting Control and Status … member
1292 __IOM uint32_t DHCSR; member
|
| A D | core_sc300.h | 1226 …__IOM uint32_t DHCSR; /*!< Offset: 0x000 (R/W) Debug Halting Control and Status … member
1397 __IOM uint32_t DHCSR; member
|
| /bsp/renesas/ra4e2-eco/ra/arm/CMSIS_6/CMSIS/Core/Include/ |
| A D | core_cm23.h | 1022 …__IOM uint32_t DHCSR; /*!< Offset: 0x000 (R/W) Debug Halting Control and Status … member
1292 __IOM uint32_t DHCSR; member
|
| A D | core_sc300.h | 1226 …__IOM uint32_t DHCSR; /*!< Offset: 0x000 (R/W) Debug Halting Control and Status … member
1397 __IOM uint32_t DHCSR; member
|
| /bsp/synwit/libraries/SWM341_CSL/CMSIS/CoreSupport/ |
| A D | core_armv8mbl.h | 993 …__IOM uint32_t DHCSR; /*!< Offset: 0x000 (R/W) Debug Halting Control and Status … member
1094 …__IOM uint32_t DHCSR; /*!< Offset: 0x000 (R/W) Debug Halting Control and Status … member
|
| A D | core_cm23.h | 1068 …__IOM uint32_t DHCSR; /*!< Offset: 0x000 (R/W) Debug Halting Control and Status … member
1169 …__IOM uint32_t DHCSR; /*!< Offset: 0x000 (R/W) Debug Halting Control and Status … member
|
| /bsp/renesas/ra8d1-vision-board/ra/arm/CMSIS_5/CMSIS/Core/Include/ |
| A D | core_armv8mbl.h | 993 …__IOM uint32_t DHCSR; /*!< Offset: 0x000 (R/W) Debug Halting Control and Status … member
1094 …__IOM uint32_t DHCSR; /*!< Offset: 0x000 (R/W) Debug Halting Control and Status … member
|
| A D | core_cm23.h | 1068 …__IOM uint32_t DHCSR; /*!< Offset: 0x000 (R/W) Debug Halting Control and Status … member
1169 …__IOM uint32_t DHCSR; /*!< Offset: 0x000 (R/W) Debug Halting Control and Status … member
|
| /bsp/rockchip/common/rk_hal/lib/CMSIS/Core/Include/ |
| A D | core_armv8mbl.h | 993 …__IOM uint32_t DHCSR; /*!< Offset: 0x000 (R/W) Debug Halting Control and Status … member
1094 …__IOM uint32_t DHCSR; /*!< Offset: 0x000 (R/W) Debug Halting Control and Status … member
|
| A D | core_cm23.h | 1068 …__IOM uint32_t DHCSR; /*!< Offset: 0x000 (R/W) Debug Halting Control and Status … member
1169 …__IOM uint32_t DHCSR; /*!< Offset: 0x000 (R/W) Debug Halting Control and Status … member
|
| /bsp/tae32f5300/Libraries/CMSIS/Include/ |
| A D | core_armv8mbl.h | 993 …__IOM uint32_t DHCSR; /*!< Offset: 0x000 (R/W) Debug Halting Control and Status … member
1094 …__IOM uint32_t DHCSR; /*!< Offset: 0x000 (R/W) Debug Halting Control and Status … member
|
| /bsp/renesas/ra8m1-ek/ra/arm/CMSIS_5/CMSIS/Core/Include/ |
| A D | core_armv8mbl.h | 993 …__IOM uint32_t DHCSR; /*!< Offset: 0x000 (R/W) Debug Halting Control and Status … member
1094 …__IOM uint32_t DHCSR; /*!< Offset: 0x000 (R/W) Debug Halting Control and Status … member
|
| /bsp/renesas/ra6m4-cpk/ra/arm/CMSIS_5/CMSIS/Core/Include/ |
| A D | core_armv8mbl.h | 993 …__IOM uint32_t DHCSR; /*!< Offset: 0x000 (R/W) Debug Halting Control and Status … member
1094 …__IOM uint32_t DHCSR; /*!< Offset: 0x000 (R/W) Debug Halting Control and Status … member
|
| /bsp/renesas/ra8d1-ek/ra/arm/CMSIS_5/CMSIS/Core/Include/ |
| A D | core_armv8mbl.h | 993 …__IOM uint32_t DHCSR; /*!< Offset: 0x000 (R/W) Debug Halting Control and Status … member
1094 …__IOM uint32_t DHCSR; /*!< Offset: 0x000 (R/W) Debug Halting Control and Status … member
|
| /bsp/ht32/libraries/HT32_STD_1xxxx_FWLib/library/CMSIS/Core/Include/ |
| A D | core_armv8mbl.h | 993 …__IOM uint32_t DHCSR; /*!< Offset: 0x000 (R/W) Debug Halting Control and Status … member
1094 …__IOM uint32_t DHCSR; /*!< Offset: 0x000 (R/W) Debug Halting Control and Status … member
|
| /bsp/ht32/libraries/HT32_STD_5xxxx_FWLib/library/CMSIS/Core/Include/ |
| A D | core_armv8mbl.h | 993 …__IOM uint32_t DHCSR; /*!< Offset: 0x000 (R/W) Debug Halting Control and Status … member
1094 …__IOM uint32_t DHCSR; /*!< Offset: 0x000 (R/W) Debug Halting Control and Status … member
|
| A D | core_cm23.h | 1068 …__IOM uint32_t DHCSR; /*!< Offset: 0x000 (R/W) Debug Halting Control and Status … member
1169 …__IOM uint32_t DHCSR; /*!< Offset: 0x000 (R/W) Debug Halting Control and Status … member
|
| /bsp/renesas/ra6m3-hmi-board/ra/arm/CMSIS_5/CMSIS/Core/Include/ |
| A D | core_armv8mbl.h | 993 …__IOM uint32_t DHCSR; /*!< Offset: 0x000 (R/W) Debug Halting Control and Status … member
1094 …__IOM uint32_t DHCSR; /*!< Offset: 0x000 (R/W) Debug Halting Control and Status … member
|
| /bsp/renesas/ra6m4-iot/ra/arm/CMSIS_5/CMSIS/Core/Include/ |
| A D | core_armv8mbl.h | 993 …__IOM uint32_t DHCSR; /*!< Offset: 0x000 (R/W) Debug Halting Control and Status … member
1094 …__IOM uint32_t DHCSR; /*!< Offset: 0x000 (R/W) Debug Halting Control and Status … member
|
| /bsp/renesas/ebf_qi_min_6m5/ra/arm/CMSIS_5/CMSIS/Core/Include/ |
| A D | core_armv8mbl.h | 993 …__IOM uint32_t DHCSR; /*!< Offset: 0x000 (R/W) Debug Halting Control and Status … member
1094 …__IOM uint32_t DHCSR; /*!< Offset: 0x000 (R/W) Debug Halting Control and Status … member
|
| /bsp/renesas/ra2l1-cpk/ra/arm/CMSIS_5/CMSIS/Core/Include/ |
| A D | core_armv8mbl.h | 993 …__IOM uint32_t DHCSR; /*!< Offset: 0x000 (R/W) Debug Halting Control and Status … member
1094 …__IOM uint32_t DHCSR; /*!< Offset: 0x000 (R/W) Debug Halting Control and Status … member
|
| /bsp/renesas/ra4m2-eco/ra/arm/CMSIS_5/CMSIS/Core/Include/ |
| A D | core_armv8mbl.h | 993 …__IOM uint32_t DHCSR; /*!< Offset: 0x000 (R/W) Debug Halting Control and Status … member
1094 …__IOM uint32_t DHCSR; /*!< Offset: 0x000 (R/W) Debug Halting Control and Status … member
|
| /bsp/renesas/ra6m3-ek/ra/arm/CMSIS_5/CMSIS/Core/Include/ |
| A D | core_armv8mbl.h | 993 …__IOM uint32_t DHCSR; /*!< Offset: 0x000 (R/W) Debug Halting Control and Status … member
1094 …__IOM uint32_t DHCSR; /*!< Offset: 0x000 (R/W) Debug Halting Control and Status … member
|
| /bsp/at32/libraries/CMSIS/include/ |
| A D | core_armv8mbl.h | 998 …__IOM uint32_t DHCSR; /*!< Offset: 0x000 (R/W) Debug Halting Control and Status … member
1099 …__IOM uint32_t DHCSR; /*!< Offset: 0x000 (R/W) Debug Halting Control and Status … member
|
| /bsp/airm2m/air32f103/libraries/CMSIS/Include/ |
| A D | core_armv8mbl.h | 993 …__IOM uint32_t DHCSR; /*!< Offset: 0x000 (R/W) Debug Halting Control and Status … member
1094 …__IOM uint32_t DHCSR; /*!< Offset: 0x000 (R/W) Debug Halting Control and Status … member
|