Home
last modified time | relevance | path

Searched defs:INTRST (Results 1 – 8 of 8) sorted by relevance

/bsp/efm32/
A Dmma7455l.h37 #define INTRST 0x17 //23 Interrupt latch reset (Read/Write) macro
/bsp/hpmicro/libraries/hpm_sdk/soc/HPM6700/ip/
A Dhpm_spi_regs.h23 __W uint32_t INTRST; /* 0x3C: Interrupt Status Register */ member
/bsp/hpmicro/libraries/hpm_sdk/soc/HPM6200/ip/
A Dhpm_spi_regs.h23 __W uint32_t INTRST; /* 0x3C: Interrupt Status Register */ member
/bsp/hpmicro/libraries/hpm_sdk/soc/HPM6300/ip/
A Dhpm_spi_regs.h23 __W uint32_t INTRST; /* 0x3C: Interrupt Status Register */ member
/bsp/hpmicro/libraries/hpm_sdk/soc/HPM6800/ip/
A Dhpm_spi_regs.h27 __W uint32_t INTRST; /* 0x3C: Interrupt Status Register */ member
/bsp/hpmicro/libraries/hpm_sdk/soc/HPM5300/ip/
A Dhpm_spi_regs.h27 __W uint32_t INTRST; /* 0x3C: Interrupt Status Register */ member
/bsp/hpmicro/libraries/hpm_sdk/soc/HPM6E00/ip/
A Dhpm_spi_regs.h27 __W uint32_t INTRST; /* 0x3C: Interrupt Status Register */ member
/bsp/tae32f5300/Libraries/CMSIS/Device/Tai_action/TAE32F53xx/Include/
A Dtae32f53xx.h781 …__I uint32_t INTRST; /*!<Address offset: 0x2C: I2C Interrupt Status Register … member

Completed in 75 milliseconds