Home
last modified time | relevance | path

Searched defs:IOCON_PIO_SLEW_STANDARD (Results 1 – 11 of 11) sorted by relevance

/bsp/nxp/lpc/lpc55sxx/lpc55s06_nxp_evk/board/MCUX_Config/board/
A Dpin_mux.h42 #define IOCON_PIO_SLEW_STANDARD 0x00u /*!<@brief Standard mode, output slew rate control is enabled… macro
/bsp/nxp/lpc/lpc55sxx/lpc55s36_nxp_evk/board/MCUX_Config/board/
A Dpin_mux.h42 #define IOCON_PIO_SLEW_STANDARD 0x00u /*!<@brief Standard mode, output slew rate control is enabled… macro
/bsp/nxp/lpc/lpc55sxx/lpc55s16_nxp_evk/board/MCUX_Config/board/
A Dpin_mux.h42 #define IOCON_PIO_SLEW_STANDARD 0x00u /*!<@brief Standard mode, output slew rate control is enabled… macro
/bsp/nxp/lpc/lpc54608-LPCXpresso/drivers/
A Ddrv_sd.h30 #define IOCON_PIO_SLEW_STANDARD 0x00u /*!< Standard mode, output slew rate control is enabl… macro
A Ddrv_uart.c117 #define IOCON_PIO_SLEW_STANDARD 0x00u /*!< Standard mode, output slew rate control is enabl… macro
A Ddrv_lcd.h18 #define IOCON_PIO_SLEW_STANDARD 0x00u /*!< Standard mode, output slew rate control is enabl… macro
A Ddrv_i2c.c102 #define IOCON_PIO_SLEW_STANDARD 0x00u /*!< Standard mode, output slew rate control is enabl… macro
A Ddrv_emac.c44 #define IOCON_PIO_SLEW_STANDARD 0x00u /*!< Standard mode, output slew rate control is enabl… macro
/bsp/nxp/lpc/lpc55sxx/lpc55s28_nxp_evk/board/MCUX_Config/board/
A Dpin_mux.h45 #define IOCON_PIO_SLEW_STANDARD 0x00u macro
/bsp/nxp/lpc/lpc55sxx/Libraries/template/lpc55s6xxxx/board/MCUX_Config/board/
A Dpin_mux.h45 #define IOCON_PIO_SLEW_STANDARD 0x00u macro
/bsp/nxp/lpc/lpc55sxx/lpc55s69_nxp_evk/board/MCUX_Config/board/
A Dpin_mux.h45 #define IOCON_PIO_SLEW_STANDARD 0x00u macro

Completed in 34 milliseconds