Home
last modified time | relevance | path

Searched defs:SCR (Results 1 – 25 of 663) sorted by relevance

12345678910>>...27

/bsp/mini4020/drivers/
A Dlcdc.h56 #define SCR (0 << 9) //时钟源选择.行脉冲. macro
/bsp/zynqmp-r5-axu4ev/drivers/Zynq_HAL_Driver/sdps_v3_9/
A Dxsdps_host.c204 static u8 SCR[8] = { 0U }; in XSdPs_SdModeInit() local
206 static u8 SCR[8] __attribute__ ((aligned(32))) = { 0U }; in XSdPs_SdModeInit() local
/bsp/yichip/yc3121-pos/Libraries/core/
A Dmisc.c27 __IOM uint32_t SCR; /*!< Offset: 0x010 (R/W) System Control Register */ member
/bsp/mm32f327x/Libraries/MM32F327x/Include/
A Dreg_pwr.h71 …__IO u32 SCR; ///< clear status regi… member
A Dreg_uart.h81 …__IO u32 SCR; ///< Smart Card Regist… member
/bsp/fujitsu/mb9x/mb9bf568r/CMSIS/Include/
A Dcore_cm0.h298 …__IO uint32_t SCR; /*!< Offset: 0x010 (R/W) System Control Register … member
/bsp/synwit/libraries/SWM320_CSL/CMSIS/CoreSupport/
A Dcore_cm0.h340 …__IO uint32_t SCR; /*!< Offset: 0x010 (R/W) System Control Register … member
/bsp/efm32/Libraries/CMSIS/Include/
A Dcore_cm0.h296 …__IO uint32_t SCR; /*!< Offset: 0x010 (R/W) System Control Register … member
/bsp/CME_M7/CMSIS/CMSIS/Include/
A Dcore_cm0.h311 …__IO uint32_t SCR; /*!< Offset: 0x010 (R/W) System Control Register … member
/bsp/ft32/libraries/FT32F0xx/CMSIS/FT32F0xx/Include/
A Dcore_cm0.h331 …__IO uint32_t SCR; /*!< Offset: 0x010 (R/W) System Control Register … member
/bsp/fujitsu/mb9x/mb9bf618s/CMSIS/Include/
A Dcore_cm0.h311 …__IO uint32_t SCR; /*!< Offset: 0x010 (R/W) System Control Register … member
/bsp/samd21/sam_d2x_asflib/CMSIS/Include/
A Dcore_cm0.h340 …__IO uint32_t SCR; /*!< Offset: 0x010 (R/W) System Control Register … member
/bsp/mm32l07x/Libraries/CMSIS/CORE/
A Dcore_cm0.h296 …__IO uint32_t SCR; /*!< Offset: 0x010 (R/W) System Control Register … member
/bsp/mm32l07x/Libraries/CMSIS/IAR_CORE/
A Dcore_cm0.h340 …__IO uint32_t SCR; /*!< Offset: 0x010 (R/W) System Control Register … member
/bsp/mm32l3xx/Libraries/CMSIS/IAR_CORE/
A Dcore_cm0.h340 …__IO uint32_t SCR; /*!< Offset: 0x010 (R/W) System Control Register … member
/bsp/mm32l3xx/Libraries/CMSIS/KEIL_CORE/
A Dcore_cm0.h296 …__IO uint32_t SCR; /*!< Offset: 0x010 (R/W) System Control Register … member
/bsp/hk32/libraries/HK32F0xx_StdPeriph_Driver/CMSIS/Core/
A Dcore_cm0.h311 …__IO uint32_t SCR; /*!< Offset: 0x010 (R/W) System Control Register … member
/bsp/nxp/lpc/lpc43xx/Libraries/CMSIS/Include/
A Dcore_cm0.h311 …__IO uint32_t SCR; /*!< Offset: 0x010 (R/W) System Control Register … member
/bsp/mm32f103x/Libraries/CMSIS/IAR_CORE/
A Dcore_cm0.h330 …__IO uint32_t SCR; /*!< Offset: 0x010 (R/W) System Control Register … member
/bsp/mm32f103x/Libraries/CMSIS/KEIL_CORE/
A Dcore_cm0.h286 …__IO uint32_t SCR; /*!< Offset: 0x010 (R/W) System Control Register … member
/bsp/wch/arm/ch579m/libraries/CMSIS/Include/
A Dcore_cm0.h340 …__IO uint32_t SCR; /*!< Offset: 0x010 (R/W) System Control Register … member
/bsp/xplorer4330/Libraries/CMSIS/Include/
A Dcore_cm0.h311 …__IO uint32_t SCR; /*!< Offset: 0x010 (R/W) System Control Register … member
/bsp/essemi/es32f0654/libraries/CMSIS/Include/
A Dcore_cm0.h297 …__IO uint32_t SCR; /*!< Offset: 0x010 (R/W) System Control Register … member
/bsp/acm32/acm32f0x0-nucleo/libraries/CMSIS/
A Dcore_cm0.h395 __IOM uint32_t SCR; /*!< Offset: 0x010 (R/W) System Control Register */ member
/bsp/mm32f327x/Libraries/CMSIS/IAR_Core/
A Dcore_cm0.h335 __IOM uint32_t SCR; /*!< Offset: 0x010 (R/W) System Control Register */ member

Completed in 259 milliseconds

12345678910>>...27