Home
last modified time | relevance | path

Searched defs:SPI_CR1_CPHA (Results 1 – 25 of 33) sorted by relevance

12

/bsp/fm33lc026/libraries/FM33LC0xx_FL_Driver/Inc/
A Dfm33lc0xx_fl_spi.h112 #define SPI_CR1_CPHA SPI_CR1_CPHA_Msk macro
/bsp/ft32/libraries/FT32F0xx/CMSIS/FT32F0xx/Include/
A Dft32f030x6.h2985 #define SPI_CR1_CPHA ((uint16_t)0x0001) /*!< Clock Phase */ macro
A Dft32f032x8.h3067 #define SPI_CR1_CPHA ((uint16_t)0x0001) /*!< Clock Phase */ macro
A Dft32f030x8.h3025 #define SPI_CR1_CPHA ((uint16_t)0x0001) /*!< Clock Phase */ macro
A Dft32f032x6.h3066 #define SPI_CR1_CPHA ((uint16_t)0x0001) /*!< Clock Phase */ macro
A Dft32f072x8.h3062 #define SPI_CR1_CPHA ((uint16_t)0x0001) /*!< Clock Phase */ macro
A Dft32f072xb.h3291 #define SPI_CR1_CPHA ((uint16_t)0x0001) /*!< Clock Phase */ macro
/bsp/hk32/libraries/HK32F0xx_StdPeriph_Driver/CMSIS/HK32F0xx/Include/
A Dhk32f030x4x6x8.h3765 #define SPI_CR1_CPHA SPI_CR1_CPHA_Msk /*!< Clock Phase */ macro
A Dhk32f04ax4x6x8.h3784 #define SPI_CR1_CPHA SPI_CR1_CPHA_Msk /*!< Clock Phase */ macro
A Dhk32f031x4x6.h3799 #define SPI_CR1_CPHA SPI_CR1_CPHA_Msk /*!< Clock Phase */ macro
/bsp/airm2m/air32f103/libraries/AIR32F10xLib/inc/
A Dair32f10x.h6704 #define SPI_CR1_CPHA ((uint16_t)0x0001) /*!< Clock Phase */ macro
/bsp/stm32/libraries/STM32L1xx_HAL/CMSIS/Device/ST/STM32L1xx/Include/
A Dstm32l100xb.h5015 #define SPI_CR1_CPHA SPI_CR1_CPHA_Msk /*!< Clock Phase */ macro
A Dstm32l100xba.h5163 #define SPI_CR1_CPHA SPI_CR1_CPHA_Msk /*!< Clock Phase */ macro
A Dstm32l151xb.h4975 #define SPI_CR1_CPHA SPI_CR1_CPHA_Msk /*!< Clock Phase */ macro
A Dstm32l151xba.h5051 #define SPI_CR1_CPHA SPI_CR1_CPHA_Msk /*!< Clock Phase */ macro
A Dstm32l152xb.h5117 #define SPI_CR1_CPHA SPI_CR1_CPHA_Msk /*!< Clock Phase */ macro
A Dstm32l152xba.h5178 #define SPI_CR1_CPHA SPI_CR1_CPHA_Msk /*!< Clock Phase */ macro
A Dstm32l100xc.h5284 #define SPI_CR1_CPHA SPI_CR1_CPHA_Msk /*!< Clock Phase */ macro
A Dstm32l151xca.h5515 #define SPI_CR1_CPHA SPI_CR1_CPHA_Msk /*!< Clock Phase */ macro
A Dstm32l151xc.h5460 #define SPI_CR1_CPHA SPI_CR1_CPHA_Msk /*!< Clock Phase */ macro
A Dstm32l162xdx.h5861 #define SPI_CR1_CPHA SPI_CR1_CPHA_Msk /*!< Clock Phase */ macro
A Dstm32l162xe.h5861 #define SPI_CR1_CPHA SPI_CR1_CPHA_Msk /*!< Clock Phase */ macro
A Dstm32l152xc.h5602 #define SPI_CR1_CPHA SPI_CR1_CPHA_Msk /*!< Clock Phase */ macro
A Dstm32l152xca.h5657 #define SPI_CR1_CPHA SPI_CR1_CPHA_Msk /*!< Clock Phase */ macro
A Dstm32l152xe.h5722 #define SPI_CR1_CPHA SPI_CR1_CPHA_Msk /*!< Clock Phase */ macro

Completed in 867 milliseconds

12