Home
last modified time | relevance | path

Searched defs:boot_cpu_cfg_t (Results 1 – 3 of 3) sorted by relevance

/bsp/bouffalo_lab/bl808/lp/board/
A Dfw_header.h152 uint8_t halt_cpu; /* halt this cpu */
153 uint8_t cache_enable : 1; /* cache setting */
154 uint8_t cache_wa : 1; /* cache setting */
155 uint8_t cache_wb : 1; /* cache setting */
156 uint8_t cache_wt : 1; /* cache setting */
157 uint8_t cache_way_dis : 4; /* cache setting */
158 uint8_t rsvd;
160 uint32_t cache_range_h; /* cache range high */
161 uint32_t cache_range_l; /* cache range low */
164 uint32_t rsvd0; /* rsvd0 */
[all …]
/bsp/bouffalo_lab/bl808/m0/board/
A Dfw_header.h152 uint8_t halt_cpu; /* halt this cpu */
153 uint8_t cache_enable : 1; /* cache setting */
154 uint8_t cache_wa : 1; /* cache setting */
155 uint8_t cache_wb : 1; /* cache setting */
156 uint8_t cache_wt : 1; /* cache setting */
157 uint8_t cache_way_dis : 4; /* cache setting */
158 uint8_t rsvd;
160 uint32_t cache_range_h; /* cache range high */
161 uint32_t cache_range_l; /* cache range low */
164 uint32_t rsvd0; /* rsvd0 */
[all …]
/bsp/bouffalo_lab/bl61x/board/
A Dfw_header.h140 struct __attribute__((packed, aligned(4))) boot_cpu_cfg_t { struct
141 uint8_t config_enable; /* coinfig this cpu */
142 uint8_t halt_cpu; /* halt this cpu */
143 uint8_t cache_enable : 1; /* cache setting */
144 uint8_t cache_wa : 1; /* cache setting */
145 uint8_t cache_wb : 1; /* cache setting */
146 uint8_t cache_wt : 1; /* cache setting */
147 uint8_t cache_way_dis : 4; /* cache setting */
148 uint8_t rsvd;
151 uint32_t rsvd1; /* rsvd */
[all …]

Completed in 17 milliseconds