Home
last modified time | relevance | path

Searched defs:d1 (Results 1 – 6 of 6) sorted by relevance

/bsp/allwinner/libraries/sunxi-hal/hal/source/ccmu/sunxi/
A Dclk_factors.h59 #define PLLDDR(n, d1, d2, freq) {F_N8X8_D1V1X1_D2V0X1(n, d1, d2), freq} argument
60 #define PLLPERIPH0(n, d1, d2, freq) {F_N8X8_D1V1X1_D2V0X1(n, d1, d2), freq} argument
61 #define PLLPERIPH1(n, d1, d2, freq) {F_N8X8_D1V1X1_D2V0X1(n, d1, d2), freq} argument
62 #define PLLVIDEO0(n, d1, freq) {F_N8X8_D1V1X1(n, d1), freq} argument
63 #define PLLAUDIO(n, p, d1, d2, freq) {F_N8X8_P16X6_D1V1X1_D2V0X1(n, p, d1, d2), freq} argument
/bsp/allwinner/libraries/sunxi-hal/hal/source/disp2/disp/de/lowlevel_v2x/
A Ddisp_eink_data.h78 __u32 d1 : 1; /* D4 */ member
130 __u16 d1 : 1; /* D9 */ member
180 __u32 d1 : 1; /* D9 */ member
A Dde_dsi_type.h283 u32 d1:8; member
/bsp/rockchip/rk3500/driver/clk/
A Dclk-pll-rk3568.c71 rt_ubase_t n, d, n0, d0, n1, d1; in rational_best_approximation() local
A Dclk-pll-rk3588.c103 rt_ubase_t n, d, n0, d0, n1, d1; in rational_best_approximation() local
/bsp/allwinner/libraries/sunxi-hal/hal/source/ce/
A Dce_common.c425 uint32_t d1, d2, d3, d4; in ce_hash_endian4() local

Completed in 23 milliseconds