1 /*
2 * Copyright (c) 2019-2025 Allwinner Technology Co., Ltd. ALL rights reserved.
3 *
4 * Allwinner is a trademark of Allwinner Technology Co.,Ltd., registered in
5 * the the people's Republic of China and other countries.
6 * All Allwinner Technology Co.,Ltd. trademarks are used with permission.
7 *
8 * DISCLAIMER
9 * THIRD PARTY LICENCES MAY BE REQUIRED TO IMPLEMENT THE SOLUTION/PRODUCT.
10 * IF YOU NEED TO INTEGRATE THIRD PARTY’S TECHNOLOGY (SONY, DTS, DOLBY, AVS OR MPEGLA, ETC.)
11 * IN ALLWINNERS’SDK OR PRODUCTS, YOU SHALL BE SOLELY RESPONSIBLE TO OBTAIN
12 * ALL APPROPRIATELY REQUIRED THIRD PARTY LICENCES.
13 * ALLWINNER SHALL HAVE NO WARRANTY, INDEMNITY OR OTHER OBLIGATIONS WITH RESPECT TO MATTERS
14 * COVERED UNDER ANY REQUIRED THIRD PARTY LICENSE.
15 * YOU ARE SOLELY RESPONSIBLE FOR YOUR USAGE OF THIRD PARTY’S TECHNOLOGY.
16 *
17 *
18 * THIS SOFTWARE IS PROVIDED BY ALLWINNER"AS IS" AND TO THE MAXIMUM EXTENT
19 * PERMITTED BY LAW, ALLWINNER EXPRESSLY DISCLAIMS ALL WARRANTIES OF ANY KIND,
20 * WHETHER EXPRESS, IMPLIED OR STATUTORY, INCLUDING WITHOUT LIMITATION REGARDING
21 * THE TITLE, NON-INFRINGEMENT, ACCURACY, CONDITION, COMPLETENESS, PERFORMANCE
22 * OR MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE.
23 * IN NO EVENT SHALL ALLWINNER BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,
24 * SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT
25 * NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES;
26 * LOSS OF USE, DATA, OR PROFITS, OR BUSINESS INTERRUPTION)
27 * HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT,
28 * STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)
29 * ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED
30 * OF THE POSSIBILITY OF SUCH DAMAGE.
31 */
32 
33 #include "sunxi_timer.h"
34 #include "platform_timer.h"
35 #include "aw_common.h"
36 #include <stdlib.h>
37 #include <hal_interrupt.h>
38 
39 static struct sunxi_timer g_timer[SUNXI_TMR_NUM];
40 
sunxi_timer_irq_handle(int irq,void * dev)41 static irqreturn_t sunxi_timer_irq_handle(int irq, void *dev)
42 {
43     struct sunxi_timer *timer = (struct sunxi_timer *)dev;
44 
45     /* clear pending */
46     hal_writel((0x1 << timer->timer_id), (unsigned long)TIMER_IRQ_ST_REG);
47 
48     /*callback*/
49     if (timer->callback != NULL)
50     {
51         timer->callback(timer->param);
52     }
53 
54     return 0;
55 }
56 
sunxi_timer_sync(uint32_t timer)57 static void sunxi_timer_sync(uint32_t timer)
58 {
59     uint32_t old = hal_readl((unsigned long)TIMER_CNTVAL_REG(timer));
60 
61     while ((old - hal_readl((unsigned long)TIMER_CNTVAL_REG(timer))) < TIMER_SYNC_TICKS)
62     {
63         int i = 10;
64         while (i--);
65         break;
66     }
67 }
68 
sunxi_timer_get_count(uint32_t timer)69 uint32_t sunxi_timer_get_count(uint32_t timer)
70 {
71     return hal_readl((unsigned long)TIMER_CNTVAL_REG(timer));
72 }
73 
sunxi_timer_stop(uint32_t timer)74 void sunxi_timer_stop(uint32_t timer)
75 {
76     uint32_t val = hal_readl((unsigned long)TIMER_CTL_REG(timer));
77 
78     hal_writel(val & ~TIMER_CTL_ENABLE, (unsigned long)TIMER_CTL_REG(timer));
79 
80     sunxi_timer_sync(timer);
81 }
82 
sunxi_timer_start(uint32_t timer,bool periodic)83 void sunxi_timer_start(uint32_t timer, bool periodic)
84 {
85     uint32_t val = hal_readl((unsigned long)TIMER_CTL_REG(timer));
86 
87     if (periodic)
88     {
89         val &= ~TIMER_CTL_ONESHOT;
90     }
91     else
92     {
93         val |= TIMER_CTL_ONESHOT;
94     }
95 
96     val |= TIMER_CTL_CLK_PRES(0);           //24M
97     val &= ~TIMER_CTL_CLK_SRC(0x3);
98     val |= TIMER_CTL_CLK_SRC(TIMER_CTL_CLK_SRC_OSC24M);
99 
100     hal_writel(val | TIMER_CTL_ENABLE | TIMER_CTL_RELOAD, (unsigned long)TIMER_CTL_REG(timer));
101 }
102 
sunxi_timer_setup(uint32_t tick,uint32_t timer)103 static void sunxi_timer_setup(uint32_t tick, uint32_t timer)
104 {
105     hal_writel(tick, (unsigned long)TIMER_INTVAL_REG(timer));
106 }
107 
sunxi_timer_set_oneshot(uint32_t delay_us,uint32_t timer,timer_callback callback,void * callback_param)108 int sunxi_timer_set_oneshot(uint32_t delay_us, uint32_t timer, timer_callback callback, void *callback_param)
109 {
110     uint32_t tick = delay_us * 24;
111 
112     if (tick < g_timer[timer].min_delta_ticks || tick > g_timer[timer].max_delta_ticks)
113     {
114         return -1;
115     }
116 
117     if (callback != NULL)
118     {
119         g_timer[timer].callback = callback;
120         g_timer[timer].param = callback_param;
121     }
122 
123     sunxi_timer_stop(timer);
124 
125     sunxi_timer_setup(tick, timer);
126 
127     sunxi_timer_start(timer, false);
128 
129     return 0;
130 }
131 
sunxi_timer_set_periodic(uint32_t delay_us,uint32_t timer,timer_callback callback,void * callback_param)132 int sunxi_timer_set_periodic(uint32_t delay_us, uint32_t timer, timer_callback callback, void *callback_param)
133 {
134     uint32_t tick = delay_us * 24;
135 
136     if (tick < g_timer[timer].min_delta_ticks || tick > g_timer[timer].max_delta_ticks)
137     {
138         return -1;
139     }
140 
141     if (callback != NULL)
142     {
143         g_timer[timer].callback = callback;
144         g_timer[timer].param = callback_param;
145     }
146 
147     sunxi_timer_stop(timer);
148 
149     sunxi_timer_setup(tick, timer);
150 
151     sunxi_timer_start(timer, true);
152 
153     return 0;
154 }
155 
sunxi_timer_init(hal_timer_id_t id)156 void sunxi_timer_init(hal_timer_id_t id)
157 {
158     uint32_t val;
159 
160     /* disable all hrtimer */
161     val = hal_readl((unsigned long)TIMER_CTL_REG(id));
162     hal_writel(val & ~TIMER_CTL_ENABLE, (unsigned long)TIMER_CTL_REG(id));
163 
164     /* clear pending */
165     hal_writel((0x1 << id), (unsigned long)TIMER_IRQ_ST_REG);
166 
167     g_timer[id].timer_id = id;
168     g_timer[id].clk_rate = 24000000;      //ahb1,should get form clk driver
169     g_timer[id].irq = SUNXI_IRQ_TMR(id);
170     g_timer[id].min_delta_ticks = TIMER_SYNC_TICKS;
171     g_timer[id].max_delta_ticks = 0xffffffff;
172     g_timer[id].callback = NULL;
173     g_timer[id].param = NULL;
174 
175     if (request_irq(g_timer[id].irq, sunxi_timer_irq_handle, 0, "timer-ctl", &g_timer[id]) < 0)
176     {
177     return ;
178     }
179 
180     /*enable timer irq*/
181     val = hal_readl((unsigned long)TIMER_IRQ_EN_REG);
182     val |= TIMER_IRQ_EN(id);
183     hal_writel(val, (unsigned long)TIMER_IRQ_EN_REG);
184 
185     /* enable irq */
186     enable_irq(g_timer[id].irq);
187 }
188 
sunxi_timer_uninit(hal_timer_id_t id)189 void sunxi_timer_uninit(hal_timer_id_t id)
190 {
191     disable_irq(g_timer[id].irq);
192     free_irq(g_timer[id].irq, &g_timer[id]);
193 }
194 
195