Searched defs:v (Results 1 – 11 of 11) sorted by relevance
| /libcpu/risc-v/common64/ |
| A D | riscv_io.h | 88 #define writeb_relaxed(v,c) ({ __io_rbw(); __raw_writeb((v),(c)); __io_raw(); }) argument
89 #define writew_relaxed(v,c) ({ __io_rbw(); __raw_writew((v),(c)); __io_raw(); }) argument
90 #define writel_relaxed(v,c) ({ __io_rbw(); __raw_writel((v),(c)); __io_raw(); }) argument
94 #define writeq_relaxed(v,c) ({ __io_rbw(); __raw_writeq((v),(c)); __io_raw(); }) argument
106 #define writeb(v,c) ({ __io_bw(); __raw_writeb((v),(c)); __io_aw(); }) argument
107 #define writew(v,c) ({ __io_bw(); __raw_writew((v),(c)); __io_aw(); }) argument
108 #define writel(v,c) ({ __io_bw(); __raw_writel((v),(c)); __io_aw(); }) argument
112 #define writeq(v,c) ({ __io_bw(); __raw_writeq((v),(c)); __io_aw(); }) argument
|
| A D | io.h | 19 #define __arch_putl(v, a) (*(unsigned int *)(a) = (v)) argument
|
| A D | stack.h | 66 rt_ubase_t v[CTX_VECTOR_REG_NR]; member
|
| A D | mmu.c | 421 size_t v = vtable[l1_off]; in rt_hw_mmu_map_init() local
|
| /libcpu/arm/zynqmp-r5/ |
| A D | xpseudo_asm_gcc.h | 72 #define mtcpsr(v) __asm__ __volatile__ ("msr DAIF, %0" : : "r" (v)) argument
82 #define mtgpr(rn, v) /*__asm__ __volatile__(\ argument
121 #define mtelrel3(v) __asm__ __volatile__ ("msr ELR_EL3, %0" : : "r" (v)) argument
|
| /libcpu/arm/cortex-a/ |
| A D | tlb.h | 22 #define WRITE_CP32(v, name...) do { \ argument
|
| A D | trap.c | 110 uint32_t v; in rt_hw_show_register() local
|
| A D | mmu.c | 198 size_t v = vtable[l1_off]; in rt_hw_mmu_map_init() local
|
| /libcpu/mips/gs264/ |
| A D | mips_mmu.h | 45 uint64_t v : 1; member
|
| A D | mmu.c | 239 size_t v = vtable[l1_off]; in rt_hw_mmu_map_init() local
|
| /libcpu/ppc/ppc405/include/asm/ |
| A D | processor.h | 1030 #define mtdcr(rn, v) asm volatile("mtdcr " stringify(rn) ",%0" : : "r" (v)) argument
1034 #define mtmsr(v) asm volatile("mtmsr %0" : : "r" (v)) argument
1039 #define mtspr(rn, v) asm volatile("mtspr " stringify(rn) ",%0" : : "r" (v)) argument
1041 #define tlbie(v) asm volatile("tlbie %0 \n sync" : : "r" (v)) argument
1072 #define CPU_TYPE_ENTRY(n, v) \ argument
|
Completed in 28 milliseconds