1 //###########################################################################
2 //
3 // FILE:    F2837xD_xint.h
4 //
5 // TITLE:   XINT Register Definitions.
6 //
7 //###########################################################################
8 // $TI Release: F2837xD Support Library v3.05.00.00 $
9 // $Release Date: Tue Jun 26 03:15:23 CDT 2018 $
10 // $Copyright:
11 // Copyright (C) 2013-2018 Texas Instruments Incorporated - http://www.ti.com/
12 //
13 // Redistribution and use in source and binary forms, with or without
14 // modification, are permitted provided that the following conditions
15 // are met:
16 //
17 //   Redistributions of source code must retain the above copyright
18 //   notice, this list of conditions and the following disclaimer.
19 //
20 //   Redistributions in binary form must reproduce the above copyright
21 //   notice, this list of conditions and the following disclaimer in the
22 //   documentation and/or other materials provided with the
23 //   distribution.
24 //
25 //   Neither the name of Texas Instruments Incorporated nor the names of
26 //   its contributors may be used to endorse or promote products derived
27 //   from this software without specific prior written permission.
28 //
29 // THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS
30 // "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT
31 // LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR
32 // A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT
33 // OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,
34 // SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT
35 // LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
36 // DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY
37 // THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
38 // (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
39 // OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
40 // $
41 //###########################################################################
42 
43 #ifndef __F2837xD_XINT_H__
44 #define __F2837xD_XINT_H__
45 
46 #ifdef __cplusplus
47 extern "C" {
48 #endif
49 
50 
51 //---------------------------------------------------------------------------
52 // XINT Individual Register Bit Definitions:
53 
54 struct XINT1CR_BITS {                   // bits description
55     Uint16 ENABLE:1;                    // 0 XINT1 Enable
56     Uint16 rsvd1:1;                     // 1 Reserved
57     Uint16 POLARITY:2;                  // 3:2 XINT1 Polarity
58     Uint16 rsvd2:12;                    // 15:4 Reserved
59 };
60 
61 union XINT1CR_REG {
62     Uint16  all;
63     struct  XINT1CR_BITS  bit;
64 };
65 
66 struct XINT2CR_BITS {                   // bits description
67     Uint16 ENABLE:1;                    // 0 XINT2 Enable
68     Uint16 rsvd1:1;                     // 1 Reserved
69     Uint16 POLARITY:2;                  // 3:2 XINT2 Polarity
70     Uint16 rsvd2:12;                    // 15:4 Reserved
71 };
72 
73 union XINT2CR_REG {
74     Uint16  all;
75     struct  XINT2CR_BITS  bit;
76 };
77 
78 struct XINT3CR_BITS {                   // bits description
79     Uint16 ENABLE:1;                    // 0 XINT3 Enable
80     Uint16 rsvd1:1;                     // 1 Reserved
81     Uint16 POLARITY:2;                  // 3:2 XINT3 Polarity
82     Uint16 rsvd2:12;                    // 15:4 Reserved
83 };
84 
85 union XINT3CR_REG {
86     Uint16  all;
87     struct  XINT3CR_BITS  bit;
88 };
89 
90 struct XINT4CR_BITS {                   // bits description
91     Uint16 ENABLE:1;                    // 0 XINT4 Enable
92     Uint16 rsvd1:1;                     // 1 Reserved
93     Uint16 POLARITY:2;                  // 3:2 XINT4 Polarity
94     Uint16 rsvd2:12;                    // 15:4 Reserved
95 };
96 
97 union XINT4CR_REG {
98     Uint16  all;
99     struct  XINT4CR_BITS  bit;
100 };
101 
102 struct XINT5CR_BITS {                   // bits description
103     Uint16 ENABLE:1;                    // 0 XINT5 Enable
104     Uint16 rsvd1:1;                     // 1 Reserved
105     Uint16 POLARITY:2;                  // 3:2 XINT5 Polarity
106     Uint16 rsvd2:12;                    // 15:4 Reserved
107 };
108 
109 union XINT5CR_REG {
110     Uint16  all;
111     struct  XINT5CR_BITS  bit;
112 };
113 
114 struct XINT_REGS {
115     union   XINT1CR_REG                      XINT1CR;                      // XINT1 configuration register
116     union   XINT2CR_REG                      XINT2CR;                      // XINT2 configuration register
117     union   XINT3CR_REG                      XINT3CR;                      // XINT3 configuration register
118     union   XINT4CR_REG                      XINT4CR;                      // XINT4 configuration register
119     union   XINT5CR_REG                      XINT5CR;                      // XINT5 configuration register
120     Uint16                                   rsvd1[3];                     // Reserved
121     Uint16                                   XINT1CTR;                     // XINT1 counter register
122     Uint16                                   XINT2CTR;                     // XINT2 counter register
123     Uint16                                   XINT3CTR;                     // XINT3 counter register
124 };
125 
126 //---------------------------------------------------------------------------
127 // XINT External References & Function Declarations:
128 //
129 #ifdef CPU1
130 extern volatile struct XINT_REGS XintRegs;
131 #endif
132 #ifdef CPU2
133 extern volatile struct XINT_REGS XintRegs;
134 #endif
135 #ifdef __cplusplus
136 }
137 #endif                                  /* extern "C" */
138 
139 #endif
140 
141 //===========================================================================
142 // End of file.
143 //===========================================================================
144