Searched refs:ADC_PC_SR_M (Results 1 – 11 of 11) sorted by relevance
1991 HWREG(ui32Base + ADC_O_PC) = (ui32Config >> 4) & ADC_PC_SR_M; in ADCClockConfigSet()2063 ui32Config |= (HWREG(ui32Base + ADC_O_PC) & ADC_PC_SR_M) << 4; in ADCClockConfigGet()
1996 HWREG(ui32Base + ADC_O_PC) = (ui32Config >> 4) & ADC_PC_SR_M; in ADCClockConfigSet()2068 ui32Config |= (HWREG(ADC0_BASE + ADC_O_PC) & ADC_PC_SR_M) << 4; in ADCClockConfigGet()
1920 HWREG(ui32Base + ADC_O_PC) = (ui32Config >> 4) & ADC_PC_SR_M; in ADCClockConfigSet()1992 ui32Config |= (HWREG(ui32Base + ADC_O_PC) & ADC_PC_SR_M) << 4; in ADCClockConfigGet()
1260 #define ADC_PC_SR_M 0x0000000F // ADC Sample Rate macro
1270 #define ADC_PC_SR_M 0x0000000F // ADC Sample Rate macro
6174 #define ADC_PC_SR_M 0x0000000F // ADC Sample Rate macro
6777 #define ADC_PC_SR_M 0x0000000F // ADC Sample Rate macro
1146 #define ADC_PC_SR_M 0x0000000F // ADC Sample Rate macro
Completed in 749 milliseconds