Searched refs:ADC_SSMUX0_MUX3_M (Results 1 – 11 of 11) sorted by relevance
421 #define ADC_SSMUX0_MUX3_M 0x0000F000 // 4th Sample Input Select macro
431 #define ADC_SSMUX0_MUX3_M 0x0000F000 // 4th Sample Input Select macro
5473 #define ADC_SSMUX0_MUX3_M 0x0000F000 // 4th Sample Input Select macro
6018 #define ADC_SSMUX0_MUX3_M 0x0000F000 // 4th Sample Input Select macro
6094 #define ADC_SSMUX0_MUX3_M 0x0000F000 // 4th Sample Input Select macro
396 #define ADC_SSMUX0_MUX3_M 0x0000F000 // 4th Sample Input Select macro
5489 #define ADC_SSMUX0_MUX3_M 0x0000F000 // 4th Sample Input Select macro
5596 #define ADC_SSMUX0_MUX3_M 0x0000F000 // 4th Sample Input Select macro
Completed in 938 milliseconds